# -3.3V / -5V Triple ECL Input to LVPECL Output Translator

## Description

The MC100LVEL90 is a triple ECL to LVPECL translator. The device receives either -3.3~V or -5~V differential ECL signals, determined by the  $V_{\rm EE}$  supply level, and translates them to +3.3~V differential LVPECL output signals.

To accomplish the level translation, the LVEL90 requires three power rails. The  $V_{CC}$  supply should be connected to the positive supply, and the  $V_{EE}$  pin should be connected to the negative power supply. The GND pins, as expected, are connected to the system ground plane. Both  $V_{EE}$  and  $V_{CC}$  should be bypassed to ground via 0.01  $\mu F$  capacitors.

Under open input conditions, the  $\overline{D}$  input will be biased at  $V_{EE}/2$  and the D input will be pulled to  $V_{EE}$ . This condition will force the Q output to a LOW, ensuring stability.

The  $V_{BB}$  pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to  $V_{BB}$  as a switching reference voltage.  $V_{BB}$  may also rebias AC coupled inputs. When used, decouple  $V_{BB}$  and  $V_{CC}$  via a 0.01  $\mu F$  capacitor and limit current sourcing or sinking to 0.5 mA. When not used,  $V_{BB}$  should be left open.

#### **Features**

- 500 ps Propagation Delays
- ESD Protection: >2 kV HBM, >200 V MM
- The 100 Series Contains Temperature Compensation
- Operating Range:  $V_{CC} = 3.0 \text{ V}$  to 3.8 V;  $V_{EE} = -3.0 \text{ V}$  to -5.5 V; GND = 0 V
- Internal Input Pulldown Resistors
- Q Output will Default LOW with Inputs Open or at V<sub>EE</sub>
- Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test
- Moisture Sensitivity;

Pb Pkg Level 1, Pb-Free Pkg Level 3

For Additional Information, see Application Note AND8003/D

• Flammability Rating: UL 94 V-0 @ 0.125 in,

Oxygen Index: 28 to 34

- Transistor Count = 261 devices
- Pb-Free Packages are Available\*




## ON Semiconductor®

http://onsemi.com



SO-20 WB DW SUFFIX CASE 751D

#### **MARKING DIAGRAM\***



A = Assembly Location


WL = Wafer Lot
YY = Year
WW = Work Week
G = Pb-Free Package

\*For additional marking information, refer to Application Note AND8002/D.

#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.

<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.



**Table 1. PIN DESCRIPTION** 

PIN	FUNCTION
Dn, <u>Dn</u> Qn, <del>Qn</del> ECL V <sub>BB</sub> V <sub>CC</sub> V <sub>EE</sub> GND	ECL Inputs LVPECL Outputs ECL Reference Voltage Output Positive Supply Negative Supply Ground

 $\mbox{*}$  All  $\mbox{V}_{\mbox{CC}}$  pins are tied together on the die.

Warning: All  $V_{CC}$ ,  $V_{EE}$ , and GND pins must be externally connected to Power Supply to guarantee proper operation.

Figure 1. Logic Diagram and Pinout: 20-Lead SOIC (Top View)

**Table 2. MAXIMUM RATINGS** 

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit
V <sub>CC</sub>	PECL Power Supply	GND = 0 V		8 to 0	V
V <sub>EE</sub>	NECL Power Supply	GND = 0 V		–8 to 0	V
VI	NECL Mode Input Voltage	GND = 0 V	$V_I \ge V_{EE}$	-6 to 0	V
l <sub>out</sub>	Output Current	Continuous Surge		50 100	mA mA
I <sub>BB</sub>	ECL V <sub>BB</sub> Sink/Source			± 0.5	mA
T <sub>A</sub>	Operating Temperature Range			-40 to +85	°C
T <sub>stg</sub>	Storage Temperature Range			-65 to +150	°C
$\theta_{JA}$	Thermal Resistance (Junction-to-Ambient)	0 lfpm 500 lfpm	20 SOIC 20 SOIC	90 60	°C/W °C/W
$\theta_{\sf JC}$	Thermal Resistance (Junction-to-Case)	Standard Board	20 SOIC	30 to 35	°C/W
T <sub>sol</sub>	Wave Solder			265	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

## TAME NEGO INPUTODO CHARACTERISTICS VCC= 3.3 V; VEE= -3.3 V; GND= 0 V (Note 1)

		−40°C		25°C			85°C				
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>EE</sub>	V <sub>EE</sub> Power Supply Current			8.0		6.0	8.0			8.0	mA
V <sub>IH</sub>	Input HIGH Voltage (Single-Ended)	-1165		-880	-1165		-880	-1165		-880	mV
V <sub>IL</sub>	Input LOW Voltage (Single-Ended)	-1810		-1475	-1810		-1475	-1810		-1475	mV
ECL V <sub>BB</sub>	Output Voltage Reference	-1.38		-1.26	-1.38		-1.26	-1.38		-1.26	V
V <sub>IHCMR</sub>	Input HIGH Voltage Common Mode Range (Differential) (Note 2)										
	Vpp < 500 mV	V <sub>EE</sub> +1.3		-0.4	V <sub>EE</sub> +1.2		-0.4	V <sub>EE</sub> +1.2		-0.4	V
	Vpp ≧ 500 mV	VEE+1.5		-0.4	VEE+1.4		-0.4	VEE+1.4		-0.4	V
I <sub>IH</sub>	Input HIGH Current			150			150			150	μΑ
I <sub>IL</sub>	Input LOW Current D D	0.5 -600			0.5 -600			0.5 -600			μΑ

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

- 1. Input parameters vary 1:1 with GND.  $V_{EE}$  can vary -3.0 V to -5.5 V.
- 2. V<sub>IHCMR</sub> min varies 1:1 with V<sub>EE</sub>. V<sub>IHCMR</sub> max varies 1:1 with GND.

Table 4. LVPECL OUTPUT DC CHARACTERISTICS  $V_{CC}$ = 3.3 V;  $V_{EE}$ = -3.3 V; GND= 0 V (Note 3)

		−40°C		25°C			85°C				
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>CC</sub>	V <sub>CC</sub> Power Supply Current			24		20	24			26	mA
V <sub>OH</sub>	Output HIGH Voltage (Note 4)	2215	2295	2420	2275	2345	2420	2275	2345	2420	mV
V <sub>OL</sub>	Output LOW Voltage (Note 4)	1470	1605	1745	1490	1600	1680	1490	1595	1680	mV

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

- 3. Output parameters vary 1:1 with  $V_{CC}$ .  $V_{CC}$  can vary +0.5 V / -0.3 V.  $V_{EE}$  can vary -3.0 V to -5.5 V.
- 4. Outputs are terminated through a 50  $\Omega$  resistor to  $V_{CC}$ -2 volts.

			-40°C		25°C		85°C				
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
fmax	Maximum Toggle Frequency		560			650			700		MHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Diff D to Q S.E.	390 340		590 640	420 370		620 670	460 410		660 710	ps
t <sub>SKEW</sub>	Skew Output-to-Output (Note 5) Part-to-Part (Diff) (Note 5) Duty Cycle (Diff) (Note 6)		20 25	100 200		20 25	100 200		20 25	100 200	ps
tJITTER	Random Clock Jitter		TBD			TBD			TBD		ps
V <sub>PP</sub>	Input Voltage Swing (Differential Configuration) (Note 7)	150		1000	150		1000	150		1000	mV
t <sub>r</sub> t <sub>f</sub>	Output Rise/Fall Times Q (20% - 80%)	230		500	230		500	230		500	ps

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

- 5. Skews are valid across specified voltage range, part-to-part skew is for a given temperature.6. Duty cycle skew is the difference between a TPLH and TPHL propagation delay through a device.
- 7. Vpp(min) is swing measured single-ended on each input in differential configuration. The device has a DC gain of ≈40.




Figure 2. Typical Termination for Output Driver and Device Evaluation (See Application Note AND8020/D - Termination of ECL Logic Devices.)

## 查的ERING ON EQPENDITION VG "供应商

Device	Package	Package <sup>†</sup>
MC100LVEL90DW	SOIC-20	38 Units / Rail
MC100LVEL90DWG	SOIC-20 (Pb-Free)	38 Units / Rail
MC100LVEL90DWR2	SOIC-20	1000 / Tape & Reel
MC100LVEL90DWR2G	SOIC-20 (Pb-Free)	1000 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

## **Resource Reference of Application Notes**

AN1405/D - ECL Clock Distribution Techniques

AN1406/D - Designing with PECL (ECL at +5.0 V)

AN1503/D - ECLinPS I/O SPiCE Modeling Kit

AN1504/D - Metastability and the ECLinPS Family

AN1568/D - Interfacing Between LVDS and ECL

AN1672/D - The ECL Translator Guide

AND8001/D - Odd Number Counters Design

AND8002/D - Marking and Date Codes

AND8020/D - Termination of ECL Logic Devices


AND8066/D - Interfacing with ECLinPS

AND8090/D - AC Characteristics of ECL Devices

## 查询"MC100LVEL90DWG"供应商

#### PACKAGE DIMENSIONS

**SO-20 WB DW SUFFIX** CASE 751D-05 **ISSUE G** 



#### NOTES

- 1. DIMENSIONS ARE IN MILLIMETERS.
  2. INTERPRET DIMENSIONS AND TOLERANCES
  PER ASME Y14.5M, 1994.
- DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSION.
- MAXIMUM MOLD PROTRUSION 0.15 PER SIDE. DIMENSION B DOES NOT INCLUDE DAMBAR

PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS							
DIM	MIN	MAX						
Α	2.35	2.65						
A1	0.10	0.25						
В	0.35	0.49						
С	0.23	0.32						
D	12.65	12.95						
E	7.40	7.60						
е	1.27	BSC						
Н	10.05	10.55						
h	0.25	0.75						
L	0.50	0.90						
θ	0 °	7 °						

ECLinPS are registered trademarks of Semiconductor Components Industries, LLC (SCILLC).

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada

Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative