


1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
DIGITAL GROUND 1	DIGITAL GROUND 2	NO CONNECTION	NO CONNECTION	NO CONNECTION	NO CONNECTION	ANALOG GROUND	REF. TOP SENSE (V <sub>TS</sub> )	REF. TOP (V <sub>T</sub> )	REF. TOP SENSE (V <sub>TS</sub> )	ANALOG GROUND	BIT 1 (MSB)	DV <sub>S</sub> (Digital)	NO CONNECTION	AV <sub>S</sub> (Analog)	BIT 4
17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32
REF. BOTTOM SENSE (V <sub>BS</sub> )	REF. BOTTOM (V <sub>B</sub> )	NO CONNECTION	ANALOG IN (V <sub>IN</sub> )	NO CONNECTION	NO CONNECTION	ANALOG GROUND	DIGITAL GROUND 2	DIGITAL GROUND 1	BIT 2	BIT 1 (MSB)	CLOCK IN (CLKN)	INVERT (INV)	NO CONNECTION	AV <sub>S</sub> (Analog)	ANALOG GROUND
FUNCTION	FUNCTION	FUNCTION	FUNCTION	FUNCTION	FUNCTION	FUNCTION	FUNCTION	FUNCTION	FUNCTION	FUNCTION	FUNCTION	FUNCTION	FUNCTION	FUNCTION	FUNCTION

INPUT/OUTPUT CONNECTIONS

Figure 1. ADC-316 Simplified Block Diagram



**GENERAL DESCRIPTION**  
 The ADC-316 is a 6-bit, high speed Flash Analog to Digital converter capable of digitizing analog signals at a rate of 140MHz. The ADC-316 is sparkle code error free up to Nyquist frequency. The digital I/O level of the ADC-316 is compatible with ECL 100K/10KH/10K.  
 The main features of the ADC-316 include ±0.25 LSB integral and differential nonlinearity error, a low 7pF input capacitance, min. 200MHz input bandwidth and a low 36dB signal to noise ratio with distortion.  
 The ADC-316 is packaged in a small 32-Pin plastic QFP and operates over the -20°C to +75°C temperature range.

ADC-316



- Low Power Consumption: 225mW (typ.)
- Wide Analog Input Bandwidth: 200MHz
- Low Input Capacitance: 7pF (typ.)
- Differential Nonlinearity: ±0.25 LSB
- Low Error Rate
- ECL 100K/10KH/10K compatible

FEATURES



ABSOLUTE MAXIMUM RATINGS (T<sub>a</sub> = +25°C)

PARAMETERS SYMBOLS LIMITS UNITS

Supply Voltage	(AV <sub>S</sub> , DV <sub>S</sub> )	-7 to +0.5	V
Analog Input Voltage	(V <sub>IN</sub> )	-2.7 to +0.5	V
Reference Input Voltage	(V <sub>R</sub> <sup>+</sup> , V <sub>R</sub> <sup>-</sup> )	-1.5 to +0.5	V
Digital Input Voltage	(CLKP, CLKN, INV)	-4 to +0.5	V
Digital Input Current	(CLKP, CLKN)	2.7	V
Digital Output Current	Bit 1 to Bit 6	-30 to 0	mA

FUNCTIONAL SPECIFICATION

(Typical at T<sub>a</sub> = +25°C, AV<sub>S</sub> = DV<sub>S</sub> = -5.2 V, V<sub>R</sub><sup>+</sup> = 0V, V<sub>R</sub><sup>-</sup> = -2V)

PARAMETERS SYMBOLS MIN. TYP. MAX. UNITS

1. Even with the input capacitance down to 18pF or less, the converter still requires an input amplifier with good drive capability to take full advantage of the converter's input bandwidth.
2. The input impedance of the ADC-316 is capacitive which may result in the input amplifier becoming unstable and causing oscillations. Stop oscillations by placing a resistor between the amplifier and the converter's input. See Figure 2 (Typical Connections).
3. CLKP and CLKN (ECL) are usually differentially supplied.

The ADC-316 is operable without CLKN input but using complementary input is recommended to obtain stable high-speed performance. If CLKN is left open the voltage goes to ECL threshold potential (-1.3V).

4. The polarity of the output data is controlled by input INV as shown in Table 1. Leave the input open for a logic level '0'.
5. Digital output bits 1 through 6 require 100Ω pull down resistors connected to the -2V supply rail. Refer to Figure 2 (Typical Connections).

6. The reference voltage range (-2.0V to 0V typical) determines the dynamic range of the input voltage. Adjustments to this range can be made within the range of V<sub>R</sub><sup>+</sup> = -2V ± 0.2V and V<sub>R</sub><sup>-</sup> = 0V ± 0.1V. The reference input V<sub>R</sub> should be decoupled to GND using 1μF and 10nF capacitors. When connecting a voltage to V<sub>R</sub> other than analog ground, decouple to a AGND using 1μF and 10nF capacitors.

7. Substantial analog and digital ground planes must be provided. It is recommended that these ground planes are taken to a common point, the power ground plane, which should be located as close to the device pins as possible.

Technical Notes

查询"ADC-316"供应商

ANALOG INPUTS

Input Voltage	(V <sub>IN</sub> )	V <sub>R</sub>	-	-	V
Input Capacitance		V <sub>IN</sub> = -1V to +0.07V	-	7	pF
Input Resistance			-	300	kΩ
Input Bandwidth	(-3.0dB)		-	200	MHz
Bias Current		V <sub>IN</sub> = -1V	-	400	μA
Reference Input	(V <sub>R</sub> <sup>+</sup> )	-0.1	0	+0.1	V
Reference Resistance	(R <sub>R</sub> <sup>+</sup> )	-	-	200	Ω
Offset Voltage	(E <sub>OS</sub> , E <sub>OB</sub> )	-	-	20	mV

DIGITAL INPUTS

Input Voltage	(V <sub>I</sub> <sup>H</sup> )	-1.13	-	0.65	V
Input Current	(I <sub>I</sub> <sup>H</sup> )	2.1	-	-1.15	V
Input Current	(I <sub>I</sub> <sup>L</sup> )	0	-	50	μA
Input Capacitance		V <sub>I</sub> <sup>L</sup> = -1.6V	-50	50	μA
Clock Pulse Width	(t <sub>PW</sub> , t <sub>PW6</sub> )	3.0	-	-	ns

PERFORMANCE

Conversion Rate	(F <sub>C</sub> )	140	-	-	MHz
Resolution		6	-	-	Bits
Integr./Diff. Linearity Error		-0.25	-	+0.25	LSB
Error rate	F <sub>C</sub> = 140MHz Clock = 140MHz	-	-	1E-09	TPS*
Signal-to-Noise Ratio with Distortion	V <sub>IN</sub> = FS, Fin = 1MHz Fin = 70MHz	-	-	36	dB
Aperture Uncertainty	(T <sub>U</sub> )	-	-	10	ps
Aperture Delay	(T <sub>A</sub> )	-	-	1.5	ns

DIGITAL OUTPUTS

Output Voltage	(V <sub>OH</sub> ) <sup>2</sup>	-1.10	-	-0.65	V
Output Delay	(V <sub>OL</sub> ) <sup>2</sup>	-2.1	-	-1.6	V
Output Rise Time	(T <sub>R</sub> ) <sup>3</sup>	3.0	-	4.2	ns
Output Fall Time	(T <sub>F</sub> ) <sup>3</sup>	-	-	1.0	ns

$$0.8V \leq |V_{R+} - V_{R-}| \leq 2.2V$$

查询"ADC-316"供应商




Figure 2. Typical ADC-316 Connection Diagram

OUTPUT		V <sub>IN</sub> <sup>(*)</sup>	
INVT	BIT 1 (MSB)	BIT 6 (LSB)	STEP
0	000000	111110	0
1	000001	111111	1
0	011111	000000	31
1	011110	100000	32
0	111110	111110	62
1	111111	111111	63

Table 1. Digital Output Coding

\*1 TFS: Times Per Sample  
 \*2 R<sub>L</sub> = 100Ω to -2V  
 \*3 R<sub>L</sub> = 100Ω to -2V, 20% to 80%

ENVIRONMENTAL/PHYSICAL	
Operating Temperature Range	-20 to +75 °C
Storage Temperature Range	-65 to +150 °C
Package	32-pin Plastic QFP
Weight	0.2 g

POWER REQUIREMENTS	
Power Supply Voltage (AV <sub>S</sub> , DV <sub>S</sub> )	-5.5 to -4.95 V
(AV <sub>S</sub> - DV <sub>S</sub> ) (AGND - DGND)	-0.05 to 0.05 V
Power Supply Current (I <sub>S</sub> )	-60 to -25 mA
AV <sub>S</sub> = DV <sub>S</sub> = -5.2V	
Power Consumption (Pd)	- to 225 mW


PARAMETERS SYMBOLS MIN. TYP. MAX. UNITS

8. DGND1 is the ground for the internal logic circuits. DGND2 is the ground for the output transistors. AGND is the ground for the input buffers and comparator latches. Keep separated until connected at the power ground plane.


9. Although not internally connected, the all NC (No Connection) pins to either AGND or DGND on the printed circuit board.

10. The analog and digital power supply inputs (-5.2V) are internally connected through a resistance of 4Ω to 6Ω and it is possible to use one power source for both inputs. For best performance, the power supplied to the analog and digital inputs (-5.2V) should be supplied from separate, isolated power supplies. If one of the power supplies fails or is shorted to ground for more than 1 second, the device may be destroyed. Both -5.2V lines should be decoupled using 1µF and 10nF capacitors located as close to the pins as possible.


Clock Input  
(See Tech. Notes Item 3)



Reference Input  
(For decoupling see Tech. Notes Item 6)




Analog Signal Input




Equivalent Circuits


Digital Data In  
(Refer to Table 1 Output Coding)



Digital Data Out  
(For pull down resistors see Tech. Notes Item 5)



Timing Diagram



Typical Performance Curve

