FAIRCHILD

SEMICONDUCTOR

74ACTQ16244 16-Bit Buffer/Line Driver with 3-STATE Outputs

General Description

The ACTQ16244 contains sixteen non-inverting buffers with 3-STATE outputs designed to be employed as a memory and address driver, clock driver, or bus oriented transmitter/receiver. The device is nibble controlled. Each nibble has separate 3-STATE control inputs which can be shorted together for full 16-bit operation.

The ACTQ16244 utilizes Fairchild's Quiet Series technology to guarantee quiet output switching and improved dynamic threshold performance. FACT Quiet Series™ features GTO™ output control for superior performance.

Features


- Utilizes Fairchild's FACT Quiet Series technology
- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Guaranteed pin-to-pin output skew
- Separate control logic for each byte and nibble
- 16-bit version of the ACTQ244
- Outputs source/sink 24 mA
- Additional specs for multiple output switching
- Output loading specs for both 50 pF and 250 pF loads

Ordering Code:

Order Number Package Number Package Description						
74ACTQ16244SSC	MS48A	48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide				
74ACTQ16244MTD	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide				

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Logic Symbol




Pin Description

Pin Names	Description						
OEn	Output Enable Input (Active LOW)						
I ₀ —I ₁₅	Inputs						
O ₀ -O ₁₅	Outputs						

FACT[™], FACT Quiet Series[™], and GTO[™] are trademarks of Fairchild Semiconductor Corporation.

May 1991 Revised November 1999



Functional Description

The ACTQ16244 contains sixteen non-inverting buffers with 3-STATE standard outputs. The device is nibble (4 bits) controlled with each nibble functioning identically, but independent of the other. The control pins can be shorted together to obtain full 16-bit operation. The 3-STATE outputs are controlled by an Output Enable (\overline{OE}_n) input for each nibble. When \overline{OE}_n is LOW, the outputs are in 2-state mode. When \overline{OE}_n is HIGH, the outputs are in the high impedance mode, but this does not interfere with entering new data into the inputs.

Truth Tables

In	Inputs					
OE ₁	I ₀ —I ₃	O ₀ –O ₃				
L	L	L				
L	н	н				
н	х	Z				
In	Inputs					
OE ₂	I ₄ —I ₇	0 ₄ –0 ₇				
L	L L					
L	н	н				
Н	Х	Z				
	X	Z Outputs				
In	puts	Outputs				
In OE ₃	puts I ₈ –I ₁₁	Outputs O ₈ –O ₁₁				
In OE ₃ L	puts I ₈ -I ₁₁ L	Outputs O ₈ -O ₁₁ L				
In OE ₃ L L H	puts I ₈ –I ₁₁ L H	Outputs O ₈ -O ₁₁ L H				
In OE ₃ L L H	puts I ₈ –I ₁₁ L H X	Outputs O ₈ -O ₁₁ L H Z				
In ОЕ ₃ L L Н	puts I8-I11 L H X puts	Outputs O ₈ -O ₁₁ L H Z Outputs				
In OE ₃ L L H In OE ₄	puts I ₈ –I ₁₁ L H X puts I ₁₂ –I ₁₅	Outputs O ₈ -O ₁₁ L H Z Outputs O ₁₂ -O ₁₅				

H = HIGH Voltage Level

L = LOW Voltage Level X = Immaterial

Z = High Impedance

www.fairchildsemi.com

Absolute Maximum Ratings(Note 1)

Supply Voltage (V _{CC}) DC Input Diode Current (I _{IK})	-0.5V to +7.0V
$V_{\rm I} = -0.5 V$	–20 mA
$V_I = V_{CC} + 0.5V$	+20 mA
DC Output Diode Current (I _{OK})	
$V_{O} = -0.5V$	–20 mA
$V_{O} = V_{CC} + 0.5V$	+20 mA
DC Output Voltage (V _O)	–0.5V to V_{CC} + 0.5V
DC Output Source/Sink Current (I _O)	±50 mA
DC V _{CC} or Ground Current	
per Output Pin	±50 mA
Junction Temperature	+140°C
Storage Temperature	$-65^{\circ}C$ to $+150^{\circ}C$

Recommended Operating Conditions

Supply Voltage (V _{CC})	4.5V to 5.5V
Input Voltage (V _I)	0V to V_{CC}
Output Voltage (V _O)	0V to V_{CC}
Operating Temperature (T _A)	$-40^{\circ}C$ to $+85^{\circ}C$
Minimum Input Edge Rate ($\Delta V/\Delta t$)	125 mV/ns
V _{IN} from 0.8V to 2.0V	
V _{CC} @ 4.5V, 5.5V	

74ACTQ16244

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT™ circuits outside databook specifications.

DC Electrical Characteristics

Symbol	Parameter	Vcc	$T_A = +25^{\circ}C$		$\textbf{T}_{\textbf{A}}=-40^{\circ}\textbf{C}$ to $+85^{\circ}\textbf{C}$	Units	Conditions	
Symbol	Falameter	(V)	Тур	Gua	ranteed Limits	Units	Conditiona	
VIH	Minimum HIGH	4.5	1.5	2.0	2.0	V	$V_{OUT} = 0.1V$	
	Input Voltage	5.5	1.5	2.0	2.0	v	or V _{CC} – 0.1V	
VIL	Maximum LOW	4.5	1.5	0.8	0.8	V	$V_{OUT} = 0.1V$	
	Input Voltage	5.5	1.5	0.8	0.8	v	or $V_{CC} - 0.1V$	
V _{OH}	Minimum HIGH	4.5	4.49	4.4	4.4	V	I _{OUT} = -50 μA	
	Output Voltage	5.5	5.49	5.4	5.4	v	$I_{OUT} = -50 \mu A$	
							$V_{IN} = V_{IL} \text{ or } V_{IH}$	
		4.5		3.86	3.76	V	$I_{OH} = -24 \text{ mA}$	
		5.5		4.86	4.76		I _{OH} = -24 mA (Note 2)	
V _{OL}	Maximum LOW	4.5	0.001	0.1	0.1	V	l _{OUT} = 50 μA	
	Output Voltage	5.5	0.001	0.1	0.1	v	1001 – 20 μA	
							$V_{IN} = V_{IL} \text{ or } V_{IH}$	
		4.5		0.36	0.44	V	$I_{OH} = 24 \text{ mA}$	
		5.5		0.36	0.44		I _{OH} = 24 mA (Note 2)	
I _{OZ}	Maximum 3-STATE	5.5		± 0.5	± 5.0	μA	$V_I = V_{IL}, V_{IH}$	
	Leakage Current	5.5		± 0.5	± 5.0	μА	$V_{O} = V_{CC}, GND$	
I _{IN}	Maximum Input Leakage Current	5.5		± 0.1	± 1.0	μA	$V_I = V_{CC}, GND$	
ICCT	Maximum I _{CC} /Input	5.5	0.6		1.5	mA	$V_{I} = V_{CC} - 2.1V$	
I _{CC}	Max Quiescent Supply Current	5.5		8.0	80.0	μA	$V_{IN} = V_{CC}$ or GND (Note 6)	
I _{OLD}	Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65V Max	
I _{OHD}	Output Current (Note 3)				-75	mA	V _{OHD} = 3.85V Min	
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}	5.0	0.5	0.8		V	Figure 1, Figure 2 (Note 5)(Note 6)	
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	5.0	-0.5	-1.0		V	Figure 1, Figure 2 (Note 5)(Note 6)	
VOHP	Maximum Overshoot	5.0	V _{OH} + 1.0	V _{OH} + 1.5		V	(Note 4)(Note 6)	
V _{OHV}	Minimum V _{CC} Droop	5.0	V _{OH} – 1.0	V _{OH} - 1.8		V	(Note 4)(Note 6)	
V _{IHD}	Minimum HIGH Dynamic Input Voltage Level	5.0	1.7	2.0		V	(Note 4)(Note 7)	
V _{ILD}	Maximum LOW Dynamic Input Voltage Level	5.0	1.2	0.8		V	(Note 4)(Note 7)	
Note 2	All outputs loaded: thresholds associated with output		- 4					

Note 2: All outputs loaded; thresholds associated with output under test. Note 3: Maximum test duration 2.0 ms; one output loaded at a time.

Note 4: Worst case package.

Note 5: Maximum number of outputs that can switch simultaneously is n.(n-1) outputs are switched LOW and one output held LOW.

Note 6: Maximum number of outputs that can switch simultaneously is n. (n - 1) outputs are switched HIGH and one output held HIGH.

Note 7: Max number of data inputs (n) switching. (n – 1) input switching 0V to 3V input under test switching 3V to threshold (V_{ILD})

www.fairchildsemi.com

		V _{cc}		$T_A = +25^{\circ}C$		T _A = -40°	C to +85°C	
Symbol	Parameter	(V)		$C_L = 50 \ pF$		C _L =	50 pF	Units
		(Note 8)	Min	Тур	Max	Min	Max	
t _{PLH}	Propagation		3.0	5.2	7.3	3.0	7.8	ns
t _{PHL}	Delay A _n , B _n to B _n , A _n	5.0	2.5	4.8	6.8	2.5	7.3	ns
t _{PZH}	Output Enable	5.0	2.5	5.0	7.4	2.5	7.9	ns
t _{PZL}	Time		2.7	4.6	7.5	2.7	8.0	ns
t _{PHZ}	Output Disable	5.0	2.3	5.0	7.9	2.3	8.2	
t _{PLZ}	Time		2.0	4.6	7.4	2.0	7.9	ns

Extended AC Electrical Characteristics

Symbol	Parameter	v _{cc} (v)	$T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$ $C_{L} = 50 \text{ pF}$ 16 Outputs Switching (Note 11)			$T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$ $C_{L} = 250 \text{ pF}$ (Note 12)		Units
		(Note 8)	Min	Тур	Max	Min	Max	
t _{PLH}	Propagation Delay	5.0	4.0		11.6	5.6	14.3	
t _{PHL}	Data to Output		3.4		9.6	4.8	13.1	ns
t _{PZH}	Output Enable	5.0	3.5		10.1	(Not	e 13)	ns
t _{PZL}	Time		3.4		10.0			115
t _{PHZ}	Output Disable	5.0	3.6		8.9	(Not	e 14)	ns
t _{PLZ}	Time		3.1		8.1			115
t _{OSHL}	Pin to Pin Skew	5.0			1.2			ns
(Note 10)	HL Data to Output	5.0			1.2			115
t _{OSLH}	Pin to Pin Skew	5.0			2.5			ns
(Note 10)	LH Data to Output	5.0			2.0			115
t _{OST}	Pin to Pin Skew	5.0		4.3				ns
(Note 10)	LH/HL Data to Output	5.0	4.5					115

Note 9: Voltage Range 5.0 is $5.0V \pm 0.5V$.

Note 10: Skew is defined as the absolute value of the difference between the actual propagation delays for any two separate outputs of the same device. The specification applies to any outputs switching HIGH-to-LOW (t_{OSHL}), LOW-to-HIGH (t_{OSLH}), or any combination switching LOW-to-HIGH and/or HIGH-to-LOW (t_{OST}).

Note 11: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase

(i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.).

Note 12: This specification is guaranteed but not tested. The limits represent propagation delays with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load. This specification pertains to single output switching only.

Note 13: 3-STATE delays are load dominated and have been excluded from the datasheet.

Note 14: The Output Disable Time is dominated by the RC network (500Ω, 250 pF) on the output and has been excluded from the datasheet.

Capacitance

Symbol	Parameter	Тур	Units	Conditions
CIN	Input Pin Capacitance	4.5	pF	$V_{CC} = 5.0V$
C _{PD}	Power Dissipation Capacitance	30	pF	$V_{CC} = 5.0V$

FACT Noise Characteristics

The setup of a noise characteristics measurement is critical to the accuracy and repeatability of the tests. The following is a brief description of the setup used to measure the noise characteristics of FACT.

Equipment:


Hewlett Packard Model 8180A Word Generator

PC-163A Test Fixture

Tektronics Model 7854 Oscilloscope

Procedure:

- Verify Test Fixture Loading: Standard Load 50 pF, 500Ω.
- Deskew the HFS generator so that no two channels have greater than 150 ps skew between them. This requires that the oscilloscope be deskewed first. It is important to deskew the HFS generator channels before testing. This will ensure that the outputs switch simultaneously.
- Terminate all inputs and outputs to ensure proper loading of the outputs and that the input levels are at the correct voltage.
- Set the HFS generator to toggle all but one output at a frequency of 1 MHz. Greater frequencies will increase DUT heating and affect the results of the measurement.



 V_{OHV} and V_{OLP} are measured with respect to ground reference. Input pulses have the following characteristics: f = 1 MHz, t_f = 3 ns, t_f = 3 ns, skew < 150 ps.

FIGURE 1. Quiet Output Noise Voltage Waveforms

 Set the HFS generator input levels at 0V LOW and 3V HIGH for ACT devices and 0V LOW and 5V HIGH for AC devices. Verify levels with an oscilloscope. V_{OLP}/V_{OLV} and V_{OHP}/V_{OHV} :

- Determine the quiet output pin that demonstrates the greatest noise levels. The worst case pin will usually be the furthest from the ground pin. Monitor the output voltages using a 50 Ω coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- Measure V_{OLP} and V_{OLV} on the quiet output during the worst case transition for active and enable. Measure V_{OHP} and V_{OHV} on the quiet output during the worst case active and enable transition.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.

V_{ILD} and V_{IHD}:

- Monitor one of the switching outputs using a 50Ω coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- First increase the input LOW voltage level, V_{IL}, until the output begins to oscillate or steps out a min of 2 ns. Oscillation is defined as noise on the output LOW level that exceeds V_{IL} limits, or on output HIGH levels that exceed V_{IH} limits. The input LOW voltage level at which oscillation occurs is defined as V_{ILD}.
- Next decrease the input HIGH voltage level, V_{IH}, until the output begins to oscillate or steps out a min of 2 ns. Oscillation is defined as noise on the output LOW level that exceeds V_{IL} limits, or on output HIGH levels that exceed V_{IH} limits. The input HIGH voltage level at which oscillation occurs is defined as V_{IHD}.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements




FIGURE 2. Simultaneous Switching Test Circuit

www.fairchildsemi.com



