




查询"CED62A2"供应商

CED62A2/CEU62A2

N-Channel Enhancement Mode Field Effect Transistor

FEATURES

- 20V, 48A, $R_{DS(ON)} = 12\text{m}\Omega$ @ $V_{GS} = 4.5\text{V}$.
 $R_{DS(ON)} = 17\text{m}\Omega$ @ $V_{GS} = 2.5\text{V}$.
- Super high dense cell design for extremely low $R_{DS(ON)}$.
- High power and current handing capability.
- Lead free product is acquired.
- TO-251 & TO-252 package.



ABSOLUTE MAXIMUM RATINGS $T_C = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Limit	Units
Drain-Source Voltage	V_{DS}	20	V
Gate-Source Voltage	V_{GS}	± 12	V
Drain Current-Continuous	I_D	48	A
Drain Current-Pulsed ^a	I_{DM}	140	A
Maximum Power Dissipation @ $T_C = 25^\circ\text{C}$ - Derate above 25°C	P_D	48 0.38	W W/ $^\circ\text{C}$
Operating and Store Temperature Range	T_J, T_{stg}	-55 to 150	$^\circ\text{C}$

Thermal Characteristics

Parameter	Symbol	Limit	Units
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	2.6	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	50	$^\circ\text{C}/\text{W}$



查询"CED62A2"供应商

CED62A2/CEU62A2

6

Electrical Characteristics $T_C = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$	20			V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}} = 20\text{V}, V_{\text{GS}} = 0\text{V}$			1	μA
Gate Body Leakage Current, Forward	I_{GSSF}	$V_{\text{GS}} = 12\text{V}, V_{\text{DS}} = 0\text{V}$			100	nA
Gate Body Leakage Current, Reverse	I_{GSSR}	$V_{\text{GS}} = -12\text{V}, V_{\text{DS}} = 0\text{V}$			-100	nA
On Characteristics^b						
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{GS}} = V_{\text{DS}}, I_D = 250\mu\text{A}$	0.5		1.2	V
Static Drain-Source	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}} = 4.5\text{V}, I_D = 18\text{A}$		10	12	$\text{m}\Omega$
On-Resistance		$V_{\text{GS}} = 2.5\text{V}, I_D = 9\text{A}$		13	17	$\text{m}\Omega$
Dynamic Characteristics^c						
Forward Transconductance	g_{FS}	$V_{\text{DS}} = 5\text{V}, I_D = 18\text{A}$		10		S
Input Capacitance	C_{iss}	$V_{\text{DS}} = 20\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		2600		pF
Output Capacitance	C_{oss}			430		pF
Reverse Transfer Capacitance	C_{rss}			310		pF
Switching Characteristics^c						
Turn-On Delay Time	$t_{\text{d(on)}}$	$V_{\text{DD}} = 10\text{V}, I_D = 18\text{A}, V_{\text{GS}} = 5\text{V}, R_{\text{GEN}} = 3.3\Omega$		17	35	ns
Turn-On Rise Time	t_r			12	25	ns
Turn-Off Delay Time	$t_{\text{d(off)}}$			55	110	ns
Turn-Off Fall Time	t_f			30	60	ns
Total Gate Charge	Q_g	$V_{\text{DS}} = 20\text{V}, I_D = 18\text{A}, V_{\text{GS}} = 5\text{V}$		35	45	nC
Gate-Source Charge	Q_{gs}			4		nC
Gate-Drain Charge	Q_{gd}			12		nC
Drain-Source Diode Characteristics and Maximum Ratings						
Drain-Source Diode Forward Current	I_S				45	A
Drain-Source Diode Forward Voltage ^b	V_{SD}	$V_{\text{GS}} = 0\text{V}, I_S = 45\text{A}$			1.3	V

Notes :

- a.Repetitive Rating : Pulse width limited by maximum junction temperature.
- b.Pulse Test : Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
- c.Guaranteed by design, not subject to production testing.



CED62A2/CEU62A2




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Body Diode Forward Voltage Variation with Source Current



查询"CED62A2"供应商

CED62A2/CEU62A2




Figure 7. Gate Charge




Figure 8. Maximum Safe Operating Area




Figure 9. Switching Test Circuit




Figure 10. Switching Waveforms




Figure 11. Normalized Thermal Transient Impedance Curve