FAIRCHILD

SEMICONDUCTOR

74F189 64-Bit Random Access Memory with 3-STATE Outputs

General Description

The F189 is a high-speed 64-bit RAM organized as a 16word by 4-bit array. Address inputs are buffered to minimize loading and are fully decoded on-chip. The outputs are 3-STATE and are in the high impedance state whenever the Chip Select ($\overline{\rm CS}$) input is HIGH. The outputs are active only in the Read mode and the output data is the complement of the stored data.

Features

■ 3-STATE outputs for data bus applications

April 1988

Revised September 2000


- Buffered inputs minimize loading
- Address decoding on-chip
- Diode clamped inputs minimize ringing

Ordering Code:


Order Number	Package Number	Package Description
74F189SC	M16B	16-Lead Small Outline Intergrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74F189SJ (Note 1)	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74F189PC	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending suffix "X" to the ordering code. **Note 1:** This device not available in Tape and Reel.

Logic Symbols



Connection Diagram



© 2000 Fairchild Semiconductor Corporation DS009493

74F189


Unit Loading/Fan Out								
	Pin Names	Description	U.L.	Input I _{IH} /I _{IL}				
	Fill Names	Description	HIGH/LOW	Output I _{OH} /I _{OL}				
	A ₀ –A ₃	Address Inputs	1.0/1.0	20 µA/–0.6 mA				
	CS	Chip Select Input (Active LOW)	1.0/1.0	20 µA/–1.2 mA				
	WE	Write Enable Input (Active LOW)	1.0/1.0	20 µA/–0.6 mA				
	D ₀ -D ₃	Data Inputs	1.0/1.0	20 µA/–0.6 mA				
	$\overline{O}_{0} - \overline{O}_{3}$	Inverted Data Outputs	150/40 (33.3)	–3.0 mA/24 mA (20 mA)				

Function Table

Inp	uts	Onertian	Opendition of Outputs
cs	WE	Operation	Condition of Outputs
L	L	Write	High Impedance
L	Н	Read	Complement of Stored Data
Н	Х	Inhibit	High Impedance

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial

Block Diagram



Absolute Maximum Ratings(Note 2)

Storage Temperature Ambient Temperature under Bias Junction Temperature under Bias V_{CC} Pin Potential to Ground Pin Input Voltage (Note 2) Input Current (Note 2) Voltage Applied to Output in HIGH State (with $V_{CC} = 0V$) Standard Output 3-STATE Output Current Applied to Output in LOW State (Max)

 $-65^{\circ}C$ to $+150^{\circ}C$ $-55^{\circ}C$ to $+125^{\circ}C$ $-55^{\circ}C$ to $+175^{\circ}C$

-0.5V to +7.0V -0.5V to +7.0V -30 mA to +5.0 mA

Recommended Operating Conditions

Free Air Ambient Temperature Supply Voltage

74F189

 $0^{\circ}C$ to $+70^{\circ}C$

+4.5V to +5.5V

Note 2: Absolute maximum ratings are values beyond which the device -0.5V to V_{CC} may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

-0.5V to +5.5V Note 3: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Symbol	Parameter		Min	Тур	Max	Units	Vcc	Conditions	
V _{IH}	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal	
V _{IL}	Input LOW Voltage				0.8	V		Recognized as a LOW Signal	
V _{CD}	Input Clamp Diode Voltage				-1.2	V	Min	I _{IN} = -18 mA	
V _{OH}	Output HIGH 10% V _{CC}		2.5					I _{OH} = -1 mA	
	Voltage	10% V _{CC}	2.4			v	Min	$I_{OH} = -3 \text{ mA}$	
		5% V _{CC}	2.7			v	IVIIN	$I_{OH} = -1 \text{ mA}$	
		5% V _{CC}	2.7					$I_{OH} = -3 \text{ mA}$	
V _{OL}	Output LOW Voltage	10% V _{CC}			0.5	V	Min	I _{OL} = 24 mA	
I _{IH}	Input HIGH				5.0			V 0.7V	
	Current				5.0	μA	Max	V _{IN} = 2.7V	
I _{BVI}	Input HIGH Current				7.0		Maria	V 7.0V	
	Breakdown Test				7.0	μA	Max	V _{IN} = 7.0V	
I _{CEX}	Output HIGH				50		Max		
	Leakage Current				50	μA	IVIAX	$V_{OUT} = V_{CC}$	
V _{ID}	Input Leakage Test		4.75			v	0.0	I _{ID} = 1.9 μA	
			4.75			v	0.0	All Other Pins Grounded	
I _{OD}	Output Leakage				3 75		0.0	V _{IOD} = 150 mV	
	Circuit Current				3.75	μA	0.0	All Other Pins Grounded	
IIL	Input LOW Current				-0.6			$V_{IN} = 0.5V \text{ (except } \overline{CS}\text{)}$	
					-1.2	mA	Max	$V_{IN} = 0.5V \ (\overline{CS})$	
I _{OZH}	Output Leakage Current				50	μΑ	Max	$V_{OUT} = 2.7V$	
I _{OZL}	Output Leakage Current				-50	μΑ	Max	$V_{OUT} = 0.5V$	
I _{OS}	Output Short-Circuit Current		-60		-150	mA	Max	$V_{OUT} = 0V$	
I _{ZZ}	Bus Drainage Test				500	μΑ	0.0V	$V_{OUT} = 5.25V$	
I _{CCZ}	Power Supply Current			37	55	mA	Max	V _O = HIGH Z	

Symbol	Parameter		T _A = +25°C V _{CC} = +5.0V		$T_{A} = -55^{\circ}C \text{ to } +125^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$		$T_A = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$		Units	
			C _L = 50 pF							
		Min	Тур	Max	Min	Max	Min	Max		
t _{PLH}	Access Time, HIGH or LOW	10.0	18.5	26.0	9.0	32.0	10.0	27.0	ns	
t _{PHL}	A_n to \overline{O}_n	8.0	13.5	19.0	8.0	23.0	8.0	20.0	ns	
t _{PZH}	Access Time, HIGH or LOW	3.5	6.0	8.5	3.5	10.5	3.5	9.5		
t _{PZL}	CS to On	5.0	9.0	13.0	5.0	15.0	5.0	14.0	ns	
t _{PHZ}	Disable Time, HIGH or LOW	2.0	4.0	6.0	2.0	8.0	2.0	7.0		
t _{PLZ}	CS to On	3.0	5.5	8.0	2.5	10.0	3.0	9.0	ns	
t _{PZH}	Write Recovery Time,	6.5	15.0	28.0	6.5	37.5	6.5	29.0		
t _{PZL}	HIGH or LOW \overline{WE} to \overline{O}_n	6.5	11.0	15.5	6.5	17.5	6.5	16.5	ns	
t _{PHZ}	Disable Time, HIGH or LOW	4.0	7.0	10.0	3.5	12.0	4.0	11.0		
t _{PLZ}	\overline{WE} to \overline{O}_n	5.0	9.0	13.0	5.0	15.0	5.0	14.0	ns	

AC Operating Requirements

	Parameter	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$		$T_{A} = -55^{\circ}C \text{ to } +125^{\circ}C$ $V_{CC} = +5.0V$		$T_A = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = +5.0V$		Units
Symbol								
		Min	Max	Min	Max	Min	Max	
t _S (H)	Setup Time, HIGH or LOW	0		0		0		
t _S (L)	A _n to WE	0		0		0		
t _H (H)	Hold Time, HIGH or LOW	2.0		2.0		2.0		ns
t _H (L)	A_n to \overline{WE}	2.0		2.0		2.0		
t _S (H)	Setup Time, HIGH or LOW	10.0		11.0		10.0		
t _S (L)	D _n to WE	10.0		11.0		10.0		
t _H (H)	Hold Time, HIGH or LOW	0		2.0		0		ns
t _H (L)	D _n to WE	0		2.0		0		
t _S (L)	Setup Time, LOW	0		0		0		
	CS to WE							
t _H (L)	Hold Time, LOW	6.0		7.5		6.0		ns
	CS to WE							
t _W (L)	WE Pulse Width, LOW	6.0		15.0		6.0		ns

