

查询"DS26518DK"供应商



[www.maxim-ic.com](http://www.maxim-ic.com)

## GENERAL DESCRIPTION

The DS26518DK is an easy-to-use evaluation board for the DS26518 octal T1/E1/J1 transceiver. The DS26518DK is a stand-alone system. The board comes complete with a transceiver, transformers, termination resistors, configuration switches, network connectors, processor, RS-232 USB interface, and power adapter. Dallas' ChipView software gives point-and-click access to configuration and status registers from a Windows®-based PC. On-board LEDs indicate receive loss-of-signal and interrupt status, as well as multiple clock and signal routing configurations.

Windows is a registered trademark of Microsoft Corp.

## DEMO KIT CONTENTS

DS26518DK Daughter Card

5.0V Power Adapter

Coax Cable Adapters

USB Cable

CD\_ROM Including:

ChipView Software

DS26518DK Data Sheet

DS26518 Data Sheet

DS26518 Errata Sheet (if applicable)


# DS26518DK Octal T1/E1/J1 Transceiver Demo Kit Daughter Card

## FEATURES

- Demonstrates Key Functions of DS26518 T1/E1/J1 SCT
- Includes Transceiver, Transformers, Network Connectors, Termination Passives and Coaxial Cables
- Stand-Alone Demo Kit
- On-Board MMC2107 Processor and ChipView Software Provide Point-and-Click Access to the DS26518 Register Set
- Software-Controlled (Register Mapped) Configuration Switches to Facilitate Clock and Signal Routing
- All Equipment-Side Framer Pins are Easily Accessible for External Data Source/Sink
- LEDs for Loss-of-Signal and Interrupt Status as well as Indications for Multiple Clock and Signal Routing Configurations
- Easy-to-Read Silkscreen Labels Identify the Signals Associated with All Connectors, Jumpers, and LEDs

## ORDERING INFORMATION

PART	DESCRIPTION
DS26518DK	Demo kit daughter card for DS26518



[查询"DS26518DK"供应商](#)

## TABLE OF CONTENTS


<b>1. BOARD FLOORPLAN.....</b>	<b>3</b>
<b>2. PCB VERSIONS.....</b>	<b>3</b>
<b>3. PCB ERRATA.....</b>	<b>3</b>
<b>4. BASIC OPERATION.....</b>	<b>4</b>
4.1 HARDWARE CONFIGURATION .....	4
4.1.1 General .....	4
4.2 QUICK SETUP (REGISTER VIEW) .....	4
4.2.1 Miscellaneous .....	4
<b>5. TEST POINTS AND CONNECTORS .....</b>	<b>5</b>
<b>6. ADDRESS MAP.....</b>	<b>7</b>
6.1 SPI MODE .....	7
6.2 FPGA REGISTER MAP .....	7
6.3 ID REGISTERS .....	8
6.4 CONTROL REGISTERS .....	9
6.5 FPGA CONTROL EXAMPLES.....	16
<b>7. ADDITIONAL INFORMATION/RESOURCES .....</b>	<b>17</b>
7.1 DS26518 INFORMATION.....	17
7.2 DS26518DK INFORMATION.....	17
7.3 TECHNICAL SUPPORT .....	17
<b>8. COMPONENT LIST .....</b>	<b>18</b>
<b>9. SCHEMATICS .....</b>	<b>19</b>

## LIST OF TABLES

Table 5-1. Test Points and Connectors .....	5
Table 6-1. Daughter Card Address Map.....	7
Table 6-2. FPGA Register Map .....	7
Table 6-3. REFCLKIO Source Definition .....	9
Table 6-4. MCLK Source Definition .....	9
Table 6-5. RSYSCLK Source Definition .....	10
Table 6-6. TSYSCLK Source Definition.....	10
Table 6-7. TSSYNC Source Definition .....	11
Table 6-8. TCLKx Source Definition .....	12
Table 6-9. TSYNCx Source Definition .....	13
Table 6-10. RSYNCx Source Definition.....	14
Table 6-11. TSERx Source Definition .....	15
Table 6-12. FPGA Configuration (Port 1, T1 Mode) .....	16
Table 6-13. DS26518 Partial Configuration (Port 1, T1 Mode) .....	16

[查询"DS26518DK"供应商](#)

## 1. BOARD FLOORPLAN



## 2. PCB VERSIONS

There is one circuit board version for the DS26518 demo kit. The part number should read "DS26518DK01A0."

## 3. PCB ERRATA

DS26518DK01A0 11/11/2006:

There are no errata for this board.

[查询"DS26518DK"供应商](#)

## 4. BASIC OPERATION

This demo kit relies upon several supporting files, which are available for downloading on our website at [www.maxim-ic.com/DS26518DK](http://www.maxim-ic.com/DS26518DK). QuickView data sheet for these files.

### 4.1 Hardware Configuration

- Supply 5.0V to the plug-in jack.
- Configure the jumpers as detailed in [Table 5-1](#). For quick setup steps listed below configure the device for Motorola parallel port mode (this is determined by jumpers JP1-to-JP4 and JP8, JP9).

#### 4.1.1 General

Upon power-up, the RLOS LEDs (red) will be lit, the INT LED (red) will not be lit, and the FPGA Status LED (DS1 green) will be lit.

### 4.2 Quick Setup (Register View)

- 1) From the **Programs** menu, launch the host application named *ChipView.exe*. Run the ChipView application. If the default installation options were used, click the **Start** button on the Windows toolbar and select **Programs** → **ChipView** → **ChipView**.
- 2) The PC loads ChipView, offering a choice among DEMO MODE, REGISTER VIEW, and TERMINAL MODE. Select REGISTER VIEW.
- 3) The program will request a definition file. Navigate to the .def files in the T1 or E1 folder, then select the *\_DS26518DK01A0\_FPGA.def*. Note: Through the *Links* section, this will also load the DS26518 global .def file along with eight LIU .def files and eight framer .def files.
- 4) The **Register View Screen** will appear, showing the register names, acronyms, and values for the DS26518.
- 5) Predefined register settings for several functions are available as initialization files.
  - .ini files are loaded by selecting the menu **File**→**Memory Config File**→**Load Mfg File**.
  - Load the .mfg file *Load\_AllSlices\_E1\_75.mfg*.
- 6) After loading the .mfg file, the following may be observed:
  - The DS26518 is in E1 mode and begins transmitting AIS.
  - The RLOS LEDs extinguish upon external loopback. RLF will remain lit.

#### 4.2.1 Miscellaneous

- 1) Clock frequencies and port-to-port connection are provided by a register-mapped FPGA that is on the DS26518 daughter card.
- 2) The definition file for this FPGA is named *DS26518DC\_FPGA.def*. See [Table 6-2](#) for the FPGA register map definitions. A drop-down menu on the right of the screen allows for switching between definition files.
- 3) All files referenced above are available for download as described in the section marked “BASIC OPERATION.”
- 4) Configuration files for basic T1 BERT operation are provided in the folder named “T1\_bert.”
- 5) SPI mode definition and configuration files are provided in the “additional\_def\_files” section. The DS26518 must be in SPI mode when using these files (set jumpers JP1–JP4 and JP8 per [Table 5-1](#)).

## 查询“DS26518DK”供应商

Files with DS26518 annotations are provided in the “additional\_def\_files” section. These files indicate bit level differences between the DS26518 and the DS26518. In these files the DS26518 bit name is provided in parentheses, followed by the DS26518 bit name.

## 5. TEST POINTS AND CONNECTORS

The DS26518DK has several connectors, test points, oscillators, and jumpers. [Table 5-1](#) provides a description of these signals, given approximately in order of appearance on the PCB, from left to right then top to bottom (with the board held so that the RS-232 connector is on the top edge).

Jumpers JP1 to JP11 do not have a pin 1 identifier on the top of the PCB. For these jumpers pin1 is identified by the square pad that is visible on the PCB's solder side. JP1 to JP11 pin 1 is on the left side of the PCB when the board is held so that the RS-232 connector is on the top edge.

**Table 5-1. Test Points and Connectors**

SILKSCREEN REFERENCE	FUNCTION	DEFAULT SETTING	SCHEMATIC PAGE	DESCRIPTION
J3	USB Connector	User Decision	16	Used for Communication with Host PC. When USB is used, the RS-232 port should not be used. Drivers for the USB device are provided on the CD that ships with the demo kit.
J02	RS-232 Connector	Connected to Host PC	16	Used for Communication with Host PC. Basic setting is 57.6K baud, 8 bits, no stop bit, 1 parity bit (57.6, 8, N, 1). When RS-232 is used, the USB port should not be used.
J1	OnCe BDM Connector	—	16	OnCE Debug Connector for MMC2107 Processor
J2	Power Supply $V_{DD}$	5.0V	17	System $V_{DD}$ . Always connected to power supply.
SW1	System Reset	—	15	System Reset. Connects to all device reset pins.
JP1	CS Selection	Jumpered Pins 2+3	2	DS26518 Chip-Select Selection. Pins 2+3 are used for parallel port mode. Pins 1+2 are used for SPI mode.
JP2	D0/MISO Selection	Jumpered Pins 1+2	2	DS26518 Data Bus Configuration. Used to select between data bit 0 (pins 1+2) and SPI MISO (pins 2+3).
JP3	D1/MOSI	Jumpered Pins 1+2	2	DS26518 Data Bus Configuration. Used to select between data bit 1 (pins 1+2) and SPI MOSI (pins 2+3).
JP4	D2/SPICK	Jumpered Pins 1+2	2	DS26518 Data Bus Configuration. Used to select between data bit 2 (pins 1+2) and SPI SCK (pins 2+3).
JP5	SPI SWAP Bias	Jumpered Pins 2+3	9	DS26518 SPI SWAP (only relevant in SPI mode). Pull high to match processor defaults.
JP6	SPI CPHA Bias	Jumpered Pins 2+3	9	DS26518 SPI Clock Phase (only relevant in SPI mode). Pull to the same value as SPI_CPOL to match processor defaults.
JP7	SPI CPOL Bias	Jumpered Pins 2+3	9	DS26518 SPI Clock Polarity (only relevant in SPI mode). Pull to the same value as SPI_CPHA to match processor defaults.
JP8	SPI SEL Bias	Jumpered Pins 1+2	9	DS26518 SPI/Parallel Port Selection. Pins 1+2 are used for parallel port, pins 2+3 are used for SPI mode.
JP9	BTS Bias	Jumpered Pins 2+3	9	DS26518 Bus Type Selection. High for Motorola mode.

SIMSCREEN REFERENCE	FUNCTION	DEFAULT SETTING	SCHEMATIC PAGE	DESCRIPTION
JP10	TXENABLE	Jumpered Pins 2+3	9	DS26518 Transmit Enable. Low for tri-state.
JP11	DIGIO ENABLE	Jumpered Pins 2+3	9	DS26518 Digital I/O Enable. Low for tri-state.
DS1	CFG OK	On (Green)	12	System Configuration LED. On when the system has been successfully configured.
J5	Flash VPP	Not Installed		Flash VPP Jumper. Installed during erase and program of the MMC2107
J7	JTAG testpoints	—	13	Test Points for DS26518 JTAG. Here the DS26518 is the only device in the chain. JTAG for the FPGA is provided on the same connector to facilitate chain concatenation.
DS2	INT DS26518	Off (Not Red)	12	DS26518 Interrupt Status LED. On when the DS26518 interrupt is active.
J6	TestPoints	—	10	DS26518 Test Points for TSSYNC, BPCLK, REFCLK and MCLK
DS3	LED	On (Green)		Power OK LED
Y2	Oscillator	Not Populated	12	Spare Oscillator
YB2 (bottom side)	Oscillator	16.348MHz	12	Provides E1 Base Rate. The FPGA divides this clock by 8 to obtain 2.048MHz.
YB1 (bottom side)	Oscillator	1.544MHz	12	Provides T1 Base Rate
J8, J9, J10, J12, J13, J14, J15	Test Points Ports 2 to 8	—	10, 11	DS26518 Test Points for RCLK, TCLK, RSER, TSER, RSYNC, TSYNC, RCHBK, TCHBK, RSIG, TSIG, RM, TSYNSCLK, RLOS, RSYNSCLK, RLF_LED
J11	Test Points Port 1	—	10	DS26518 Test Points. Similar to the test points for ports 2 to 8. Several pins for port 1 have functions slightly different than the other ports. These pins are: AL_FLOS, RLOS, RLF_LTC, TSYNSCLK, RSYNSCLK.
DS6, DS8, DS14, DS18, DS5, DS11, DS13, DS17	LED	(Red)	10	DS26518 RLF LEDs
DS7, DS9, DS15, DS19, DS4, DS10, DS12, DS16	LED	(Red)	10	DS26518 RLOS LEDs
J16 to J23	Jumper GND	Not installed	5 to 8	DS26518 Transmit Ground Strap. Used to ground the TRING side of TTIP/TRING. Used for E1 mode with BNC connectors.
J24 to J39	TIP/RING Jumper	Coax Connector	5 to 8	DS26518 Test Points for TTIP/TRING and RTIP/RRING. A custom 2-pin to BNC cable is provided for this connection.
JB1, JB2 (bottom side)	RJ45	RJ45	5 to 8	DS26518 RJ45 connectors

[查询"DS26518DK"供应商](#)

## 6. ADDRESS MAP

Address space begins at 0x81000000. All offsets given in the following tables are relative to 0x81000000.

Registers in the FPGA can be easily modified using the ChipView host-based user interface software along with the definition file named “DS26518DC\_FPGA.def.”

**Table 6-1. Daughter Card Address Map**

OFFSET	DEVICE	DESCRIPTION
0X0000 to 0X0087	FPGA	Board Identification and Clock/Signal Routing
0X4000 to 0X40EF	DS26518	DS26518 Framer 1 Rx Registers
0X40F0 to 0X40FF	DS26518	DS26518 Global Registers
0X4100 to 0X41EF	DS26518	DS26518 Framer 1 Tx Registers
0X41F0 to 0X41FF	DS26518	DS26518 Reserved Registers
0X4200 to 0X4FFF	DS26518	DS26518 Framer 2 to 8 Registers
0X5000 to 0X50FF	DS26518	DS26518 LIU 1 to 8 Registers
0X5100 to 0X517F	DS26518	DS26518 BERT 1 to 8 Registers
0X5180 to 0X5FFF	DS26518	DS26518 Reserved Registers

### 6.1 SPI Mode

The DS26518 addresses shown in [Table 6-1](#) are for parallel port mode. When SPI mode is selected the DS26518 base address begins at 0x00. For SPI mode ChipView requires a separate set of definition files, which are provided along with the def files for parallel port mode. [Table 5-1](#) details the default bias levels for SPI configuration pins. To change these settings, the processor’s SPI settings must also change. The processor SPI settings can be changed in ChipView’s terminal mode using the **SPISG S** function.

### 6.2 FPGA Register Map

**Table 6-2. FPGA Register Map**

OFFSET	REGISTER NAME	TYPE	DESCRIPTION
0X0000	BID	Read-Only	Board ID
0X0002	XBIDH	Read-Only	High Nibble Extended Board ID
0X0003	XBIDM	Read-Only	Middle Nibble Extended Board ID
0X0004	XBIDL	Read-Only	Low Nibble Extended Board ID
0X0005	BREV	Read-Only	Board FAB Revision
0X0006	AREV	Read-Only	Board Assembly Revision
0X0007	PREV	Read-Only	PLD Revision
0X0011	CSR	Control	DS26518 MCLK and REFCLKIO Source
0X0012 0X0022 0X0032 0X0042 0X0052 0X0062 0X0072 0X0082	SYSCLK_TRn (n = 8 to 1)	Control	DS26518 Tx and Rx SYSCLK Source, Ports 8 to 1
0X0013	SYNCTSS	Control	DS26518 TSSYNC Source

OFFSET	REGISTER NAME	TYPE	DESCRIPTION
0X0014 0X0024 0X0034 0X0044 0X0054 0X0064 0X0074 0X0084	TCSRn (n = 8 to 1)	Control	DS26518 TCLK Source, Ports 8 to 1
0X0015 0X0025 0X0035 0X0045 0X0055 0X0065 0X0075 0X0085	TSYNCSn (n = 8 to 1)	Control	DS26518 TSYNC Source, Ports 8 to 1
0X0016 0X0026 0X0036 0X0046 0X0056 0X0066 0X0076 0X0086	RSYNCSRn (n = 8 to 1)	Control	DS26518 RSYNC Source Select, Ports 8 to 1
0X0017 0X0027 0X0037 0X0047 0X0057 0X0067 0X0077 0X0087	TSERSRn (n = 8 to 1)	Control	DS26518 TSER Source, Ports 8 to 1

### 6.3 ID Registers

**BID: BOARD ID (Offset = 0X0000)**

BID is read-only with a value of 0xD.

**XBIDH: HIGH NIBBLE EXTENDED BOARD ID (Offset = 0X0002)**

XBIDH is read-only with a value of 0x0.

**XBIDM: MIDDLE NIBBLE EXTENDED BOARD ID (Offset = 0X0003)**

XBIDM is read-only with a value of 0x1.

**XBIDL: LOW NIBBLE EXTENDED BOARD ID (Offset = 0X0004)**

XBIDL is read-only with a value of 0x6.

**BREV: BOARD FAB REVISION (Offset = 0X0005)**

BREV is read-only and displays the current fab revision.

**AREV: BOARD ASSEMBLY REVISION (Offset = 0X0006)**

AREV is read-only and displays the current assembly revision.

**PREV: PLD REVISION (Offset = 0X0007)**

PREV is read-only and displays the current PLD firmware revision.

[查询"DS26518DK"供应商](#)

## 6.4 Control Registers

Register Name: **CSR**

Register Description: **DS26518 MCLK and REFCLKIO Source**

Register Offset: **0x0011**

Bit #	7	6	5	4	3	2	1	0
Name	RCSRC1	RCSRC0	—	—	—	—	MSRC1	MSRC0
Default	1	1	—	—	—	—	0	1

Bits 7 and 6: DS26518 REFCLKIO Source (RCSRC[1:0]). REFCLKIO connection is defined in [Table 6-3](#).

Bits 1 and 0: DS26518 MCLK Source (MSRC[1:0]). MCLK connection is defined in [Table 6-4](#).

**Table 6-3. REFCLKIO Source Definition**

RCSRC[1:0]	REFCLKIO CONNECTION
00	Drive REFCLKIO with 1.544MHz clock.
01	Drive REFCLKIO with 2.048MHz clock.
1x	Tri-state REFCLKIO.

**Table 6-4. MCLK Source Definition**

MSRC[1:0]	MCLK CONNECTION
00	Drive MCLK with 1.544MHz clock.
01	Drive MCLK with 2.048MHz clock.
1x	Tri-state MCLK.

[查询"DS26518DK"供应商](#)

Register Description: **DS26518 TSYSCLK and RSYSCLK Source**

Register Offset: **0x0012, 0x0022, 0x0032, 0x0042, 0x0052, 0x0062, 0x0072, 0x0082**

Bit #	7	6	5	4	3	2	1	0
Name	RT	RS1	RS0	—	—	TT	TS1	TS0
Default	0	1	0	—	—	0	0	1

**Bits 7 to 5: DS26518 Port 4 RSYSCLK Source (RT, RS[1:0]).** The source for RSYSCLK is defined as shown in [Table 6-5](#).

**Bits 2 to 0: DS26518 Port 1 TSYSCLK Source (TT, TS[1:0]).** The source for TSYSCLK is defined as shown in [Table 6-6](#).

**Table 6-5. RSYSCLK Source Definition**

RT, RS[1:0]	RSYSCLK CONNECTION
1xx	Tri-state RSYSCLK.
000	Drive RSYSCLK with 1.544MHz clock.
001	Drive RSYSCLK with 2.048MHz clock.
010	Drive RSYSCLK with 8.192MHz clock.
011	Drive RSYSCLK with DS26518 port BPCLK.

**Table 6-6. TSYSCLK Source Definition**

TT, TS[1:0]	TSYSCLK CONNECTION
1xx	Tri-state TSYSCLK.
000	Drive TSYSCLK with 1.544MHz clock.
001	Drive TSYSCLK with 2.048MHz clock.
010	Drive TSYSCLK with 8.192MHz clock.
011	Drive TSYSCLK with DS26518 port BPCLK.

查询"DS26518DK"供应商

Register Name: SNOTTSS

Register Description: DS26518 TSSYNC Source

Register Offset: 0x0013

Bit #	7	6	5	4	3	2	1	0
Name	—	—	—	—	TSRC3	TSRC2	TSRC1	TSRC0
Default	—	—	—	—	0	0	0	0

Bit 3 to 0: DS26518 TSSYNC Source Select (TSRC[3:0]). The source for TSSYNC is defined in [Table 6-7](#).

**Table 6-7. TSSYNC Source Definition**

TSRC[3:0]	TSSYNC SOURCE DEFINITION
0000	Not using transmit-side elastic store, tri-state FPGA pin connected to TSSYNC (weak pulldown).
0001	Drive TSSYNC with RSYNC1.
0010	Drive TSSYNC with RSYNC2.
0011	Drive TSSYNC with RSYNC3.
0100	Drive TSSYNC with RSYNC4.
0101	Drive TSSYNC with RSYNC5.
0110	Drive TSSYNC with RSYNC6.
0111	Drive TSSYNC with RSYNC7.
1000	Drive TSSYNC with RSYNC8.

**Note:** When driving TSSYNC with RSYNCx, the corresponding DS26518 port should be configured such that RSYNCx is an output (RIOCR.2 = 0).

查询"DS26518DK"(供应商)

Register Description: **DS26518 TCLK Source Ports 8–1**

Register Offset: **0x0014, 0x0024, 0x0034, 0x0044, 0x0054, 0x0064, 0x0074, 0x0084**

Bit #	7	6	5	4	3	2	1	0
Name	—	—	—	—	TDS3	TDS2	TDS1	TDS0
Default	—	—	—	—	See note	See note	See note	See note

**Bits 3 to 0: DS26518 Port 1 TCLK Source (TDS[3:0]).** The source for TCLKx is shown in [Table 6-8](#).

**Table 6-8. TCLKx Source Definition**

TDS[3:0]	TCLKx SOURCE DEFINITION
0000	Tri-state TCLKx.
0001	Drive TCLKx with RCLK1.
0010	Drive TCLKx with RCLK2.
0011	Drive TCLKx with RCLK3.
0100	Drive TCLKx with RCLK4.
0101	Drive TCLKx with RCLK5.
0110	Drive TCLKx with RCLK6.
0111	Drive TCLKx with RCLK7.
1000	Drive TCLKx with RCLK8.
1001	Drive TCLKx with the 1.544MHz clock.
1010	Drive TCLKx with the 2.048MHz clock.

**Note:** Initial values are such that TCLK1←RCLK1, TCLK2←RCLK2, TCLK3←RCLK3, TCLK4←RCLK4, TCLK5←RCLK5, TCLK6←RCLK6, TCLK7←RCLK7, TCLK8←RCLK8, which corresponds to address 0x14 = 0b0001, address 0x24 = 0b0010, address 0x34 = 0b0011, address 0x44 = 0b0100, address 0x54 = 0b0101, address 0x64 = 0b0110, address 0x74 = 0b0111 and address 0x84 = 0b1000.

[查询"DS26518DK"供应商](#)

Register Name: TSYNC8 (Port 8 to 1)

Register Description: DS26518 TSYNC Source Ports 8 to 1

Register Offset: 0x0015, 0x0025, 0x0035, 0x0045, 0x0055, 0x0065, 0x0075, 0x0085

Bit #	7	6	5	4	3	2	1	0
Name	—	—	—	—	TSRC3	TSRC2	TSRC1	TSRC0
Default	—	—	—	—	0	0	0	0

Bits 3 to 0: DS26518 Port 1 TSYNC Source (TSRC[3:0]). The source for TSYNCx is shown in [Table 6-9](#).

**Table 6-9. TSYNCx Source Definition**

TSRC[3:0]	TSYNCx SOURCE DEFINITION
0000	Tri-state TSYNCx.
0001	Drive TSYNCx with RSYNC1.
0010	Drive TSYNCx with RSYNC2.
0011	Drive TSYNCx with RSYNC3.
0100	Drive TSYNCx with RSYNC4.
0101	Drive TSYNCx with RSYNC5.
0110	Drive TSYNCx with RSYNC6.
0111	Drive TSYNCx with RSYNC7.
1000	Drive TSYNCx with RSYNC8.

**Note:** When driving TSYNCx with RSYNCx, the corresponding DS26518 port should be configured such that TSYNCx is an input (TIOCR.2 = 0) and RSYNCx is an output (RIOCR.2 = 0).

查询"DS26518DK"供应商  
Register Name: RSYNCSEL<sub>x</sub> (x = 8 to 1)

Register Description: DS26518 RSYNC Source Select, Ports 8 to 1

Register Offset: 0x0016, 0x0026, 0x0036, 0x0046, 0x0056, 0x0066, 0x0076, 0x0086

Bit #	7	6	5	4	3	2	1	0
Name	—	—	—	—	RIO3	RIO2	RIO1	RIO0
Default	—	—	—	—	0	0	0	0

Bits 3 to 0: DS26518 Port 1 RSYNC Source (RIO[3:0]). The source for RSYNC<sub>x</sub> is shown in [Table 6-10](#).

**Table 6-10. RSYNC<sub>x</sub> Source Definition**

RIO[3:0]	RSYNC <sub>x</sub> SOURCE DEFINITION
0000	Tri-state RSYNC <sub>x</sub> .
0001	Drive RSYNC <sub>x</sub> with RSYNC1.
0010	Drive RSYNC <sub>x</sub> with RSYNC2.
0011	Drive RSYNC <sub>x</sub> with RSYNC3.
0100	Drive RSYNC <sub>x</sub> with RSYNC4.
0101	Drive RSYNC <sub>x</sub> with RSYNC5.
0110	Drive RSYNC <sub>x</sub> with RSYNC6.
0111	Drive RSYNC <sub>x</sub> with RSYNC7.
1000	Drive RSYNC <sub>x</sub> with RSYNC8.

**Note:** When driving RSYNC<sub>y</sub> with RSYNC<sub>x</sub>, the corresponding DS26518 port should be configured such that RSYNC<sub>x</sub> is an output (RIOCR.2 = 0) and RSYNC<sub>y</sub> is an input (RIOCR.2 = 1).

查询"DS26518DK"供应商

Register Name: TSERSRx (N=8 to 1)

Register Description: DS26518 TSER Source, Ports 8 to 1

Register Offset: 0x0017, 0x0027, 0x0037, 0x0047, 0x0057, 0x0067, 0x0077, 0x0087

Bit #	7	6	5	4	3	2	1	0
Name	—	—	—	—	TS3	TS2	TS1	TS0
Default	—	—	—	—	See note	See note	See note	See note

Bits 3 to 0: DS26518 Port 1 TSER Source (TS[3:0]). The source for TSERx is shown in [Table 6-11](#).


**Table 6-11. TSERx Source Definition**

TS[3:0]	TSERx SOURCE DEFINITION
0000	Tri-state TSERx.
0001	Drive TSERx with RSER1.
0010	Drive TSERx with RSER2.
0011	Drive TSERx with RSER3.
0100	Drive TSERx with RSER4.
0101	Drive TSERx with RSER5.
0110	Drive TSERx with RSER6.
0111	Drive TSERx with RSER7.
1000	Drive TSERx with RSER8.
1001	Drive TSERx low.

**Note:** Initial values are such that TSER1←RSER1, TSER2←RSER2, TSER3←RSER3, TSER4←RSER4, TSER5←RSER5, TSER6←RSER6, TSER7←RSER7, TSER8←RSER8, which corresponds to address 0x17 = 0b0001, address 0x27 = 0b0010, address 0x37 = 0b0011, address 0x47 = 0b0100, address 0x57 = 0b0101, address 0x67 = 0b0110, address 0x77 = 0b0111 and address 0x87 = 0b1000.

[查询"DS26518DK"供应商](#)

## 6.5 FPGA Control Examples



**Table 6-12. FPGA Configuration (Port 1, T1 Mode)**

REGISTER NAME	SETTING	COMMENT
CSR	0X01	Drive DS26518 MCLK with 2.048MHz.
TCSR1	0X01	Drive TCLK1 with RCLK1.
SYSCLK_TR	0X00	Drive TSYNSCLK with 1.544MHz.
TSYNCS1	0X01	Drive TSYNC1 with RSYNC1.
SYNCTSS	0X01	Drive TSSYNC with RSYNC1.
RSYNCNSRN	0X00	Tri-state FPGA driver pin for DS26518 RSYNC.
TSERSR1	0X01	Drive DS26518 TSER1 with data from RSER1.

**Table 6-13. DS26518 Partial Configuration (Port 1, T1 Mode)**

REGISTER NAME	SETTING	COMMENT
RIOCR	RSIO = 0	RSYNC is an output.
TIOCR	TSIO = 0	TSYNC is an input.
TESCR	TESE = 0	Bypass Rx and Tx elastic stores.
RESCR	RESE = 0	
TCR3	TCSS1 = 0	TCLK is driven by TCLK pin.
	TCSS2 = 0	

[查询"DS26518DK"供应商](#)

## 7. ADDITIONAL INFORMATION/RESOURCES

### 7.1 DS26518 Information

For more information about the DS26518, refer to the DS26518 data sheet at [www.maxim-ic.com/DS26518](http://www.maxim-ic.com/DS26518).

### 7.2 DS26518DK Information

For more information about the DS26518DK including software downloads, refer to the DS26518DK Quick View page at [www.maxim-ic.com/DS26518DK](http://www.maxim-ic.com/DS26518DK).

### 7.3 Technical Support

For additional technical support, go to [www.maxim-ic.com/support](http://www.maxim-ic.com/support).

[查询"DS26518DK"供应商](#)

## 8. COMPONENT LIST

DESIGNATION	QTY	DESCRIPTION	SUPPLIER	PART
C1, C2, C9, C10, CB1, CB3, CB5, CB6, CB7, CB10–CB14, CB16, CB18, CB20–CB23, CB25, CB26, CB29–CB32, CB34, CB49, CB52, CB53, CB54, CB56–CB63, CB70, CB74, CB75, CB76, CB79, CB80, CB88, CB89, CB100, CB101	49	1μF ±10%, 16V ceramic capacitors (1206)	Panasonic	ECJ-3YB1C105K
C3, C5, C7, C8, CB19, CB35, CB36, CB37, CB47, CB50, CB51, CB55, CB64, CB65, CB66, CB68, CB71, CB102, CB103	19	10μF ±20%, 10V ceramic capacitors (1206)	Panasonic	ECJ-3YB1A106M
C4	1	0.01μF ±10%, 50V X7R ceramic capacitor (0603)	AVX	06035C103KAT
C6, CB24, CB27, CB38–CB45, CB48, CB67, CB72, CB73, CB77, CB78, CB81–CB87	24	0.1μF ±20%, 16V X7R ceramic capacitors (0603)	AVX	0603YC104MAT
CB15, CB17	2	22pF ±5%, 25V NPO ceramic capacitors (0603)	AVX	06033A220JAT
CB2, CB28, CB46, CB69	4	68μF ±20%, 16V tantalum capacitors (D case)	Panasonic	ECS-T1CD686R
CB4, CB33	2	68μF ±20%, 16V tantalum capacitors (D case)	Panasonic	ECS-T1CD686R
CB8, CB9	2	10pF ±5%, 50V ceramic tall-case capacitors (1206)	Phycomp	1206CG100J9B200
CB90–CB97	8	0.1μF ±10%, 25V ceramic capacitors (1206)	Panasonic	ECJ-3VB1E104K
CB98, CB99, CB104–CB109	8	560pF ±5%, 50V ceramic capacitors (1206)	AVXZ	12065A561JAT2A
DB1	1	1A, 40V Schottky diode	International Rectifier	10BQ040
DS1, DS3	2	Green SMD LEDs	Panasonic	LN1351C
DS2, DS4–DS19	17	Red SMD LEDs	Panasonic	LN1251C
GND_TP1–GND_TP4, GND_TPB1	5	Standard ground clips	Keystone	4954
H1–H4	4	4-40 hardware, 0.50 Nylon standoff and Nylon hex-nut	NA	4-40KIT4
J1	1	100-mil, 2-7 position jumper	NA	NA
J2	1	2.1mm/5.5mm powerjack right-angle PCB, closed frame, high current 24V DC at 5A	Digi-Key	CP-002AH-ND
J3	1	Black Type B, single, right angle jumper	Molex	NA
J4	1	DB9 right-angle connector (long case)	AMP	747459-1
J5, J16–J23	9	100-mil, 2-position jumpers	NA	NA
J6	1	12-pin, dual-row, vertical connector	NA	NA
J7	1	Terminal strip (10-pin, dual-row, vertical)	Samtec	TSW-105-07-T-D
J8–J15	8	22-pin, dual-row, vertical headers	Samtec	HDR-TSW-111-14-T-D
J24–J39	16	2-pin headers, 0.100 centers, vertical	Samtec	TSW-102-07-T-S
JB1, JB2	2	Right-angle RJ45 8-pin, 4-port jacks	Molex	43223-8140
JP1–JP11	11	100-mil 3-position jumpers	NA	NA

DESIGNATION	QTY	DESCRIPTION	SUPPLIER	PART
R1	1	470Ω ±5%, 1/16W resistor (0603)	Panasonic	ERJ-3GEYJ471V
R2–R33	32	0Ω ±5%, 1/8W resistors (1206)	Panasonic	ERJ-8GEYJ0R00V
RB1, RB3–RB6, RB10, RB12, RB13, RB16, RB18, RB19, RB21–RB24, RB26, RB27, RB30, RB41	19	10kΩ ±5%, 1/16W resistors (0603)	Panasonic	ERJ-3GEYJ103V
RB2	1	30Ω ±5%, 1/16W resistor (0603)	Panasonic	ERJ-3GEYJ300V
RB7	1	1.0MΩ ±5%, 1/16W resistors (0603)	Panasonic	ERJ-3GEYJ105V
RB8, RB9	2	27Ω ±5%, 1/16W resistors (0603)	Panasonic	ERJ-3GEYJ270V
RB11	1	0Ω ±5%, 1/8W resistor (1206)	Panasonic	ERJ-8GEYJ0R00V
RB14, RB17, RB32	3	1.0kΩ ±5%, 1/16W resistors (0603)	Panasonic	ERJ-3GEYJ102V
RB15	1	1.5kΩ ±5%, 1/16W resistor (0603)	Panasonic	ERJ-3GEYJ152V
RB20, RB29, RB31, RB33, RB36, RB39, RB42, RB43	9	1.0kΩ ±5%, 1/16W resistors (0603)	Panasonic	ERJ-3GEYJ102V
RB25	1	10.0kΩ ±1%, 1/16W resistor (0603)	Panasonic	ERJ-3EKF1002V
RB28, RB35, RB44–RB59	18	330Ω ±5%, 1/10W resistors (0805)	Panasonic	ERJ-6GEYJ331V
RB34	1	330Ω ±5%, 1/16W resistor (0603)	Panasonic	ERJ-3GEYJ331V
RB37	1	330Ω ±5%, 1/16W resistor (0603)	Panasonic	ERJ-3GEYJ331V
RB38, RB40	2	0.0Ω ±5%, 1/16W resistors (0603)	Panasonic	ERJ-3GEY0R00V
RB60–RB75	16	61.9Ω ±1%, 1/8W (resistors (1206)	Panasonic	ERJ-8ENF61R9V
SW1	1	4-pin single-pole switch	Panasonic	EVQPAE04M
T1, T2	2	SMT 32-pin transformers Transmit/receive 1:2 and 1:1	Pulse	TX1475
U1, UB2	2	Cypress SRAM, Lab Stock	NA	NA
U2	1	MMC2107 Processor	Motorola	MMC2107
U3	1	8-Pin µMAX/SO 2.5V or Adj	Maxim	MAX1792EUA25
U4	1	1Mb flash-based configuration mem	Xilinx	XCF01SV020C
U5	1	Xilinx Spartan 2.5V FPGA, 256-pin BGA	Xilinx	XC2S50-5FG256C
U6	1	8-port T1/E1/J1 transceiver, -40°C to +85°C, 256-pin TE-CSBGA	Dallas Semiconductor	DS26518
UB1	1	MAX3233E UART	Maxim	MAX3233E
UB3, UB5	2	Linear regulator 1.5W, 3.3V or Adj, 1A, 16-pin TSSOP-EP	Maxim	MAX1793EUE-33
UB4	1	USB UART (USB: 8-bit FIFO), 32-pin LQFP	FTD	FT245BM
UB6	1	Linear regulator 1.5W, 1.8V or Adj, 1A, 16-pin TSSOP-EP	Maxim	MAX1793EUE-18
XB1	1	Low-profile 8.0MHz crystal	ECL	EC1-8.000M
Y1	1	Low-profile 6.00MHz crystal	Pletronics	LP49-26-6.00M
Y2	1	Oscillator, crystal clock (3.3V socket)	SaRonix	NA
YB1	1	Oscillator, crystal clock (3.3V, 1.544MHz)	SaRonix	NTH039A3-1.5440
YB2	1	Oscillator (4-pin half-size; 16.348MHz, 50ppm)	SaRonix	NCH069B3-16.348

## 9. SCHEMATICS

The schematics are featured in the following pages.


[查询"DS26518DK"供应商](#)

# DS26518 OCTAL T1/E1/J1 TRANSCIEVER


- CONTENTS
1. CONTENTS
  2. DS26518 CONTROL
  3. DS26518 PORTS 1-4
  4. DS26518 PORTS 5-8
  5. DS26518 BNC / XFRM 1-2
  6. DS26518 BNC / XFRM 3-4
  7. DS26518 BNC / XFRM 5-6
  8. DS26518 BNC / XFRM 7-8
  9. FPGA (SIGNAL MUX)
  10. DS26518 TEST POINTS
  11. DS26518 TEST POINTS
  12. FPGA ADDRESS DATA BUS
  13. FPGA CONFIGURATION / JTAG PORT
  14. MICROPROCESSOR

D		7		6		5		
---	--	---	--	---	--	---	--	--


## 查询"DS26518DK"供应商






8		7		6		5		4
---	--	---	--	---	--	---	--	---




8		7		6		5		4
---	--	---	--	---	--	---	--	---



## 查询"DS26518DK"供应商



2



4

5


6

7

8


8	7	6	5	4
---	---	---	---	---

D




[查询"DS26518DK"供应商](#)

C




B




8		7	6	5	4
---	--	---	---	---	---

D




[查询"DS26518DK"供应商](#)

C




B




8		7	6	5	4
---	--	---	---	---	---

[查询"DS26518DK"供应商](#)


D




C



B



## 查询"DS26518DK"供应商






8		7	6	5	4
---	--	---	---	---	---

D


J15



C

CONN\_22P

J14




B


CONN\_22P




[查询"DS26518DK"供应商](#)

## 查询"DS26518DK"供应商






37  
38  
36  
35  
D10  
D9



[查询"DS26518DK"供应商](#)



4

5

6

7

8



D

C

B


8	7	6	5	4
---	---	---	---	---

## RESET CONFIGURATION




[查询"DS26518DK"供应商](#)

## 查询"DS26518DK"供应商




TRACES BETWEEN REGULATOR OUTPUT AND V33 SHOULD BE LONG ENOUGH TO BUILD 0.06 OHM OF RESISTANCE TO ENSURE LOAD SHARING BETWEEN THE 3.3V 1% REGULATORS FOR THIS TRACE GEOMETRY FOR THIS IS: 1 INCH LONG, 10 MIL WIDE, 1 OZ COPPER


UB5 MAX1793\_U 3.3V



**UB3 3.3V**  
**MAX1793\_U**



UB6 1.8V  
MAX1793\_U



## 查询"DS26518DK"供应商

8	7	6	5	4
---	---	---	---	---

8	7	6	5	4
Title: Basenet Report Design: dn_ds26528_dn Date: Apr 17 11:00:30 2006				
D Base nets and synonyms for dn_ds26528_dn_lib.DN_DS26528_DNI(@dn_ds26528_dn_lib.bn.ds26528_dn(sch_1)) Base Signal Base Synonyms		Location([Zone][dir])		
ADDR518_<12..0>	ADDR518_<12..0>	12B3 2B3	DISINVRX2	@dn_ds26528_dn.lib
BPCLK518	@dn_ds26528_dn.lib.DN_DS26528_DN BPCLK518 -	2B8 9A7 10A7	DISINVRX3	@dn_ds26528_dn.lib
BTS518	@dn_ds26528_dn.lib.DN_DS26528_DN BTS518 -	2B8 9B3	DISINVRX4	@dn_ds26528_dn.lib
CCLK	@dn_ds26528_dn.lib.DN_DS26528_DN CCLK -	13A8 13B6	DISINVRX5	@dn_ds26528_dn.lib
CFG_DIN	@dn_ds26528_dn.lib.DN_DS26528_DN CFG_DIN -	12B4 13A8	DISINVRX6	@dn_ds26528_dn.lib
CLKO_RLF_LTC1	@dn_ds26528_dn.lib.DN_DS26528_DN CLKO_RLF_LTC1 -	9A8 10D6 2B8	DISINVRX7	@dn_ds26528_dn.lib
CPUCLK_OUT	@dn_ds26528_dn.lib.DN_DS26528_DN CPUCLK_OUT -	12A6 14B5	DISINVRX8	@dn_ds26528_dn.lib
CS0	@dn_ds26528_dn.lib.DN_DS26528_DN CS0 -	14B5 15B2 15D2	DISINVTX4	@dn_ds26528_dn.lib
CS1_M	@dn_ds26528_dn.lib.DN_DS26528_DN CS1_M -	12D6 14B5	DISINVTX5	@dn_ds26528_dn.lib
CS2_M	@dn_ds26528_dn.lib.DN_DS26528_DN CS2_M -	12D6 14C5	DISINVTX6	@dn_ds26528_dn.lib
CS518	@dn_ds26528_dn.lib.DN_DS26528_DN CS518 -	2B2 2B8	DISINVTX7	@dn_ds26528_dn.lib
CS_X1	@dn_ds26528_dn.lib.DN_DS26528_DN CS_X1 -	2C1 12A5	DISINVTX8	@dn_ds26528_dn.lib
D0_SPI_MISO	@dn_ds26528_dn.lib.DN_DS26528_DN D0_SPI_MISO -	2B2 2B3	DONE	@dn_ds26528_dn.lib
D1_SPI_MOSI	@dn_ds26528_dn.lib.DN_DS26528_DN D1_SPI_MOSI -	2B2 2B3	EB0_M	@dn_ds26528_dn.lib
D2_SPI_CLK	@dn_ds26528_dn.lib.DN_DS26528_DN D2_SPI_CLK -	2A2 2B3	EB1_M	@dn_ds26528_dn.lib
D5_SPI_SWAP	@dn_ds26528_dn.lib.DN_DS26528_DN D5_SPI_SWAP -	2B3 9D2	FLASH_VPP	@dn_ds26528_dn.lib
D6_SPI_CPHA	@dn_ds26528_dn.lib.DN_DS26528_DN D6_SPI_CPHA -	2B3 9C2	INT518	@dn_ds26528_dn.lib
JTCLK	@dn_ds26528_dn.lib.DN_DS26528_DN JTCLK -	16C4 2A1 12C3	INT518_LED	@dn_ds26528_dn.lib
JTCLK518	@dn_ds26528_dn.lib.DN_DS26528_DN JTCLK518 -	16C4 2A1 12C3	JTCLK518	@dn_ds26528_dn.lib
D7_SPI_CPOL	@dn_ds26528_dn.lib.DN_DS26528_DN D7_SPI_CPOL -	2A3 9C2		@dn_ds26528_dn.lib

**DS26528\_DNI** **供应库** **DS26528\_DK** **供应库**

		7	6	5	
--	--	---	---	---	--

**D**  
 JTD\_PROM2SPART  
 @dn\_ds26528\_dn.lib.DN\_DS26528\_DN  
 JTD\_PROM2SPART -  
 @dn\_ds26528\_dn.lib.DN\_DS26528\_DN  
 JTMS -  
 @dn\_ds26528\_dn.lib.DN\_DS26528\_DN  
 JTMS518 -  
 @dn\_ds26528\_dn.lib.DN\_DS26528\_DN  
 JTRST518 -  
 @dn\_ds26528\_dn.lib.DN\_DS26528\_DN  
 LED\_RLF518\_<8..1>  
 LED\_RLF518\_<8..1>  
 LED\_RLOS518\_<8..1>  
 @dn\_ds26528\_dn.lib.DN\_DS26528\_DN  
 MCLK518 -  
 @dn\_ds26528\_dn.lib.DN\_DS26528\_DN  
 OE\_M -  
 @dn\_ds26528\_dn.lib.DN\_DS26528\_DN  
 ONCE\_DE\_B -  
 @dn\_ds26528\_dn.lib.DN\_DS26528\_DN  
 ONCE\_TCLK -  
 @dn\_ds26528\_dn.lib.DN\_DS26528\_DN  
 ONCE\_TDI -  
 @dn\_ds26528\_dn.lib.DN\_DS26528\_DN  
 ONCE\_TDO -  
 @dn\_ds26528\_dn.lib.DN\_DS26528\_DN  
 ONCE\_TMS -  
 @dn\_ds26528\_dn.lib.DN\_DS26528\_DN  
 ONCE\_TRST\_B -  
 @dn\_ds26528\_dn.lib.DN\_DS26528\_DN  
 OSC1544 -  
 @dn\_ds26528\_dn.lib.DN\_DS26528\_DN  
 OSC16348 -  
 @dn\_ds26528\_dn.lib.DN\_DS26528\_DN  
 OSCSOCKET -  
 @dn\_ds26528\_dn.lib.DN\_DS26528\_DN  
 OSC MCU -  
 @dn\_ds26528\_dn.lib.DN\_DS26528\_DN  
 PADDR<15..0> -  
 @dn\_ds26528\_dn.lib.DN\_DS26528\_DN  
 PADDR<17..1> -  
 @dn\_ds26528\_dn.lib.DN\_DS26528\_DN  
 PADDR<22..0> -  
 @dn\_ds26528\_dn.lib.DN\_DS26528\_DN  
 PADDR<22..0> -  
 @dn\_ds26528\_dn.lib.DN\_DS26528\_DN

**C**  
 PDATA<16> -  
 @dn\_ds26528\_dn.lib  
 PDATA<31..0> -  
 @dn\_ds26528\_dn.lib  
 PDATA<23..16> -  
 @dn\_ds26528\_dn.lib  
 PDATA<31..16> -  
 @dn\_ds26528\_dn.lib  
 PDATA<31..0> -  
 @dn\_ds26528\_dn.lib  
 PDATA<31..16> -  
 @dn\_ds26528\_dn.lib  
 PDATA<31..16> -  
 @dn\_ds26528\_dn.lib  
 PDATA<31..24> -  
 @dn\_ds26528\_dn.lib  
 PDATA<17> -  
 @dn\_ds26528\_dn.lib  
 PDATA<18> -  
 @dn\_ds26528\_dn.lib  
 PDATA<19> -  
 @dn\_ds26528\_dn.lib  
 PDATA<21> -  
 @dn\_ds26528\_dn.lib  
 PDATA<22> -  
 @dn\_ds26528\_dn.lib  
 PDATA<31..0> -  
 @dn\_ds26528\_dn.lib  
 PDATA<31..16> -  
 @dn\_ds26528\_dn.lib  
 PDATA<31..24> -  
 @dn\_ds26528\_dn.lib  
 PDATA<31..16> -  
 @dn\_ds26528\_dn.lib  
 PDATA<31..24> -  
 @dn\_ds26528\_dn.lib  
 PQA0 -  
 @dn\_ds26528\_dn.lib  
 PQA1 -  
 @dn\_ds26528\_dn.lib  
 PQA3 -  
 @dn\_ds26528\_dn.lib  
 PQA4 -  
 @dn\_ds26528\_dn.lib  
 PQB0 -  
 @dn\_ds26528\_dn.lib

**B**  
 PDATA<26> -  
 PDATA<28> -  
 PQA0 -  
 PQA1 -  
 PQA3 -  
 PQA4 -  
 PQB0 -  
 @dn\_ds26528\_dn.lib

**PQBL1**

	8	7	6	5	4
D	PRT1_IN	-	16A8	16B8	SCANEN518 @dn_ds26528_dn.lib.DN_DS26528_DN
	PRT1_OUT	-	16A8	16B8	SCANMO518 @dn_ds26528_dn.lib.DN_DS26528_DN
	PWREN#USB	-	12A5	16B4	SCI1_IN @dn_ds26528_dn.lib.DN_DS26528_DN
	RCHBK518_<8..1>	-	3A4	3A8	SCI1_OUT SC2_IN @dn_ds26528_dn.lib.DN_DS26528_DN
	RCLK518_<8..1>	-	4C4	4C8	SCI2_IN SC2_OUT @dn_ds26528_dn.lib.DN_DS26528_DN
	RCLK518_<8..1>	-	10C8	11B4	SCI2_OUT SI_WUUSB @dn_ds26528_dn.lib.DN_DS26528_DN
	RCON	-	3A4	3A8	SI_WUUSB SPISEL_AL_FLOS1 @dn_ds26528_dn.lib.DN_DS26528_DN
	RD#USB	-	12A5	16C4	SPI_MISO @dn_ds26528_dn.lib.DN_DS26528_DN
	RD_DS518	-	12A4	2B8	SPI_MOSI @dn_ds26528_dn.lib.DN_DS26528_DN
	REFCLK518	-	2B8	9A7	SPI_SCK @dn_ds26528_dn.lib.DN_DS26528_DN
C	REGULATOR1_OUTPUT	-	17D7		SPI_SS @dn_ds26528_dn.lib.DN_DS26528_DN
	REGULATOR2_OUTPUT	-	17C7		TCHBK518_<8..1> @dn_ds26528_dn.lib.DN_DS26528_DN
	RESET_B	-	14B5	15B5	TCHBK518_<8..1> @dn_ds26528_dn.lib.DN_DS26528_DN
	RM518_<8..1>	-	3A4	3A8	TCLK518_<8..1> @dn_ds26528_dn.lib.DN_DS26528_DN
	RRING518_<8..1>	-	4C4	4C8	TCLK518_<8..1> @dn_ds26528_dn.lib.DN_DS26528_DN
	RSER518_<8..1>	-	10C8	11A4	TIM_16H_8L @dn_ds26528_dn.lib.DN_DS26528_DN
	RSIG518_<8..1>	-	3B4	3D8	TRING518_<8..1> @dn_ds26528_dn.lib.DN_DS26528_DN
	RSYNC518_<8..1>	-	4D4	4D8	TRING518_<8..1> @dn_ds26528_dn.lib.DN_DS26528_DN
	RSYNC518_<8..1>	-	7B4	7B8	TSER518_<8..1> @dn_ds26528_dn.lib.DN_DS26528_DN
	RSYSCLK518_<8..1>	-	3A4	3A8	TSER518_<8..1> @dn_ds26528_dn.lib.DN_DS26528_DN
B	RSYNC518_<8..1>	-	4C4	4C8	TSSYNC518 @dn_ds26528_dn.lib.DN_DS26528_DN
	RSYSCLK518_<8..1>	-	10C8	11B4	TSSYNC518 @dn_ds26528_dn.lib.DN_DS26528_DN
	RSYSCLK518_<8..1>	-	3A4	3A8	TSSYNC518 @dn_ds26528_dn.lib.DN_DS26528_DN
	RSYSCLK518_<8..1>	-	10D4	10D8	TSSYNC518 @dn_ds26528_dn.lib.DN_DS26528_DN
	RSYSCLK518_<8..1>	-	11C8		TSSYNC518 @dn_ds26528_dn.lib.DN_DS26528_DN

[查询"DS26518DK"供应商](#)

4

5

8

7

6

9

D	TTIP518_<8..1> @dn_ds26528_dn_lib.DN_DS26528_DN	9A6 -
	TXE#USB - @dn_ds26528_dn_lib.DN_DS26528_DN	3A5 3B1
	TXENA518 - @dn_ds26528_dn_lib.DN_DS26528_DN	4C1 4C5
	VDDSYN - @dn_ds26528_dn_lib.DN_DS26528_DN	7D4 5D4
	WRUSB - @dn_ds26528_dn_lib.DN_DS26528_DN	8D4 6D4
	WR_RW518 - @dn_ds26528_dn_lib.DN_DS26528_DN	8D8 6D8
	XRST - @dn_ds26528_dn_lib.DN_DS26528_DN	12A5 16C4
	XTAL - @dn_ds26528_dn_lib.DN_DS26528_DN	14D2 17C5
C	X_INIT - @dn_ds26528_dn_lib.DN_DS26528_DN	12A8 9A2
		12A5 16C4
		13A8 13C5
		14A6 15A6
		12A7 13A8

C

B