bq24300 bq24304

SLUS764A-AUGUST 2007-REVISED OCTOBER 2007

# OVERVOLTAGE AND OVERCURRENT PROTECTION IC AND Li+ CHARGER FRONT-END PROTECTION IC

#### **FEATURES**

- Provides Protection for Three Variables:
  - Input Overvoltage
  - Input Overcurrent with Current Limiting
  - Battery Overvoltage
- 30V Maximum Input Voltage
- Optional Input Reverse Polarity Protection
- High Immunity Against False Triggering Due to Voltage Spikes
- Robust Against False Triggering Due to Current Transients
- Thermal Shutdown

- Enable Function
- Small 2 mm × 2 mm 8-Pin SON Package
- LDO Mode Voltage Regulation Options:
  - 5.5V on bq24300
  - 4.5V on bq24304

#### **APPLICATIONS**

Bluetooth Headsets

表如水果


• Low-Power Handheld Devices

#### DESCRIPTION

The bq24300 and bq24304 are highly integrated circuits designed to provide protection to Li-ion batteries from failures of the charging circuit. The IC continuously monitors the input voltage, the input current, and the battery voltage. The device operates like a linear regulator: for voltages up to the Input Overvoltage threshold, the output is held at 5.5V (bq24300) or 4.5V (bq24304). In case of an input overvoltage condition, if the overvoltage condition persists for more than a few microseconds, the IC removes power from the charging circuit by turning off an internal switch. In the case of an overcurrent condition, it limits the current to a safe value for a blanking duration before turning the switch off. Additionally, the IC also monitors its own die temperature and switches off if it becomes too hot.

The IC also offers optional protection against reverse voltage at the input with an external P-channel MOSFET.

#### 



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.

SLUS764A-AUGUST 2007-REVISED OCTOBER 2007





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### ORDERING INFORMATION(1)

DEVICE <sup>(2)</sup>	OUTPUT REGULATION VOLTAGE	PACKAGE	MARKING
bq24300	5.5V	2mm x 2mm SON	BZA
bq24304	4.5V	2mm x 2mm SON	CBS

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

#### **PACKAGE DISSIPATION RATINGS**

PACKAGE	$R_{\theta JC}$	R <sub>0JA</sub> <sup>(1)</sup>
DSG	5°C/W	75°C/W

<sup>(1)</sup> This data is based on using the JEDEC High-K board and the exposed die pad is connected to a Cu pad on the board. The pad is connected to the ground plane by a 2x3 via matrix.

# **ABSOLUTE MAXIMUM RATINGS**(1)

over operating free-air temperature range (unless otherwise noted)

PARAMETER	PIN	VALUE	UNIT
	IN, PGATE (with respect to VSS)	-0.3 to 30	V
Input voltage	OUT (with respect to VSS)	-0.3 to 12	V
	CE, VBAT (with respect to VSS)	-0.3 to 7	V
	All (Human Body Model per JESD22-A114-E)	2000	V
	All (Machine Model per JESD22-A115-A)	200	V
ESD Withstand voltage	All (Charged Device Model per JESD22-C101-C)	500	V
	IN (IEC 61000-4-2) (with IN pin bypassed to VSS with 1.0-μF low-ESR ceramic capacitor)	15 (Air Discharge) 8 (Contact)	kV
Junction temperature, T <sub>J</sub>	-40 to 150	°C	
Storage temperature, T <sub>ST</sub>	-65 to 150	°C	
Lead temperature (solder	ing, 10 seconds)	300	°C

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
$V_{IN}$	Input voltage range	3.3	30	V
$T_J$	Junction temperature	0	125	°C

Submit Documentation Feedback

Copyright © 2007, Texas Instruments Incorporated

<sup>(2)</sup> To order a 3000 pcs reel add R to the part number, or to order a 250 pcs reel add T to the part number.



# **ELECTRICAL CHARACTERISTICS**

over junction temperature range  $0^{\circ}C \le T_{J} \le 125^{\circ}C$  and recommended supply voltage (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER-ON-F	RESET					•	
V <sub>UVLO</sub>	Under-voltage lock-out, input power detected threshold		CE = Low, V <sub>IN</sub> increasing from 0V to 3V		2.7	2.8	V
V <sub>HYS-UVLO</sub>	Hysteresis on UVLO		CE = Low, V <sub>IN</sub> decreasing from 3V to 0V		260	300	mV
T <sub>DGL(PGOOD)</sub>	Deglitch time, input power detected status		$\overline{\text{CE}}$ = Low, time measured from $V_{\text{IN}}$ 0V $\rightarrow$ 4V 1 $\mu$ s rise time, to output turning ON		8		ms
IN			1				
I <sub>DD</sub>	Operating current	bq24300 bq24304	V <sub>IN</sub> = 5V, $\overline{\text{CE}}$ = Low, no load on OUT pin		340 410	400 500	μΑ
I <sub>STDBY</sub>	Standby current	342.00.	CE = High, V <sub>IN</sub> = 5V		65	95	μA
	TPUT CHARACTE	RISTICS	1.13.13 1IN 1			~ ~	ļ
$V_{DO}$	Drop-out voltage		$\overline{\text{CE}}$ = Low, $V_{\text{IN}}$ = 4 V, $I_{\text{OUT}}$ = 250 mA		45	75	mV
	TAGE REGULATION		7 IN 7 OUT ===			. •	
V <sub>O(REG)</sub>	Output voltage	bq24300 bq24304	<del>CE</del> = Low, V <sub>IN</sub> = 6 V, I <sub>OUT</sub> = 250 mA	5.30 4.36	5.5 4.5	5.70 4.64	V
INPUT OVER	VOLTAGE PROTE	CTION	- 44				
V <sub>OVP</sub>	Input overvoltage threshold	e protection	CE = Low, V <sub>IN</sub> increasing from 4V to 12V	10.2	10.5	10.8	V
V <sub>HYS-OVP</sub>	Hysteresis on O	VP	CE = Low, V <sub>IN</sub> decreasing from 12V to 4V	60	110	160	mV
t <sub>BLANK(OVP)</sub>	Blanking time, or	n OVP	$\overline{\text{CE}}$ = Low, Time measured from $V_{\text{IN}}$ 4V $\rightarrow$ 12V, 1 $\mu$ s rise time, to output turning OFF		64		μs
t <sub>ON(OVP)</sub>	Recovery time from input overvoltage condition		$\overline{\text{CE}}$ = Low, Time measured from $V_{\text{IN}}$ 12V $\rightarrow$ 4V, 1 $\mu$ s fall time, to output turning ON		8		ms
INPUT OVER	CURRENT PROTE	CTION					
I <sub>OCP</sub>	Input overcurren range	t protection	CE = Low, V <sub>IN</sub> = 5 V	250	300	350	mA
t <sub>BLANK(OCP)</sub>	Blanking time, input overcurrent detected		CE = Low		5		ms
t <sub>REC(OCP)</sub>	Recovery time from overcurrent cond		CE = Low		64		ms
BATTERY OV	ERVOLTAGE PRO	DTECTION					
BV <sub>OVP</sub>	Battery overvolta threshold	age protection	$\overline{\text{CE}}$ = Low, V <sub>IN</sub> > 4.3V, V <sub>VBAT</sub> increasing from 4.2 V to 4.5 V	4.30	4.35	4.40	V
V <sub>HYS-BOVP</sub>	Hysteresis on B\	V <sub>OVP</sub>	$\overline{\text{CE}}$ = Low, V <sub>IN</sub> > 4.3V, V <sub>VBAT</sub> decreasing from 4.5 V to 3.9 V	200	275	320	mV
$I_{VBAT}$	Input bias curren pin	nt on VBAT	$V_{VBAT} = 4.4 \text{ V}, T_{J} = 25^{\circ}\text{C}$			10	nA
$T_{DGL(BOVP)}$	Deglitch time, ba overvoltage dete		$\overline{\text{CE}}$ = Low, V <sub>IN</sub> > 4.4V, time measured from V <sub>VBAT</sub> 4.2V $\rightarrow$ 4.5V, 1µs rise time to output turning OFF		176		μs
P-FET GATE	DRIVER						
V <sub>GCLMP</sub>	Gate driver clam	p voltage	V <sub>IN</sub> > 15V	13	14	15	V
THERMAL PR							
$T_{J(OFF)}$	Thermal shutdow temperature	vn			140	150	°C
T <sub>J(OFF-HYS)</sub>	Thermal shutdov	vn hysteresis			20		°C
LOGIC LEVEL	LS ON CE						
$V_{IL}$	Low-level input v	voltage		0		0.4	V
V <sub>IH</sub>	High-level input	voltage		1.4			V
I <sub>IL</sub>	Low-level input of	current				1	μΑ
I <sub>IH</sub>	High-level input	current	V <sub>CE</sub> = 1.8V			15	μΑ

Copyright © 2007, Texas Instruments Incorporated

Submit Documentation Feedback







Figure 1. Simplified Block Diagram



# **TERMINAL FUNCTIONS**


TERMINAL		1/0	DECEDIPTION
NAME	NO.	I/O	DESCRIPTION
IN	1	I	Input power, connect to external DC supply. Connect external 0.1µF (minimum) ceramic capacitor to VSS
OUT	8	0	Output terminal to the charging system. Connect external 1µF capacitor (minimum) ceramic capacitor to VSS
PGATE	3	0	Gate drive for optional external P-FET
VBAT	6	I	Battery voltage sense input. Connect to pack positive terminal through a resistor.
CE	5	I	Chip enable input. Active low. When $\overline{CE} = Hi$ , the input FET is off. Internally pulled down.
VSS	2	_	Ground terminal
NC	4, 7		Do not connect to any external circuit. These pins may have internal connections used for test purposes.
Thermal PAD		_	There is an internal electrical connection between the exposed thermal pad and the VSS pin of the device. The thermal pad must be connected to the same potential as the VSS pin on the printed circuit board. Do not use the thermal pad as the primary ground input for the device. VSS pin must be connected to ground at all times.





#### TYPICAL OPERATING PERFORMANCE

Test conditions (unless otherwise noted) for typical operating performance are:  $V_{IN} = 5$  V,  $C_{IN} = 1$   $\mu$ F,  $C_{OUT} = 1\mu$ F,  $R_{BAT} = 100$  k $\Omega$ ,  $R_{OUT} = 22\Omega$ ,  $R_{A} = 25$ °C (see Figure 22 - Typical Application Circuit)






Figure 2. Normal Power-On Showing Soft-Start.  $V_{IN}$  0 V to 6.0 V,  $t_R$  = 20 $\mu s$ 





Figure 4. bq24300 OVP Response for Input Step.  $V_{IN}$  6.0 V to 10.3 V,  $t_R$  = 2 $\mu$ s. Shows Immunity to Ringing




V<sub>OUT</sub>


1→

t<sub>BLANK</sub>(OVP)



#### TYPICAL OPERATING PERFORMANCE








Figure 8. OCP, Powering up with OUT Pin Shorted to VSS




Figure 10. OCP, Showing Current Limiting and OCP Blanking.  $R_{OUT}$  22 $\Omega$  to  $13\Omega$ 

Figure 9. OCP, Showing Current Limiting and OCP Blanking.  $R_{OUT}$  22 $\Omega$  to  $13\Omega$  for 2.6 ms to  $22\Omega$ 




Figure 11. Zoom-in on Turn-off Region of Figure 10, Showing Soft-Stop



# **TYPICAL OPERATING PERFORMANCE (continued)**






Figure 12. Battery OVP.  $V_{VBAT}$  Steps from 4.3 V to 4.5 V. Shows  $t_{DGL(BOVP)}$  and Soft-Stop









Figure 16.




# **TYPICAL OPERATING PERFORMANCE (continued)**





# **TYPICAL OPERATING PERFORMANCE (continued)**





# **TYPICAL APPLICATION CIRCUITS**




Figure 22. Overvoltage, Overcurrent, and Battery Overvoltage Protection




Figure 23. OVP, OCP, BATOVP With Input Reverse-Polarity Protection

SLUS764A-AUGUST 2007-REVISED OCTOBER 2007



#### **DETAILED FUNCTIONAL DESCRIPTION**

The bq24300 and bq24304 are highly integrated circuits designed to provide protection to Li-ion batteries from failures of the charging circuit. The IC continuously monitors the input voltage, the input current and the battery voltage, and protects down-stream circuitry from damage if any of these parameters exceeds safe values. The IC also monitors its own die temperature and switches off if it becomes too hot.

The IC also offers optional protection against reverse voltage at the input with an external P-channel MOSFET.

#### **POWER DOWN**

The device remains in power down mode when the input voltage at the IN pin is below the under-voltage threshold  $V_{UVLO}$ . The FET Q1 (see Figure 1) connected between IN and OUT pins is off.

#### **POWER-ON RESET**

The device resets all internal timers when the input voltage at the IN pin exceeds the UVLO threshold. The gate driver for the external P-FET is enabled. The IC then waits for duration  $t_{DGL(PGOOD)}$  for the input voltage to stabilize. If, after  $t_{DGL(PGOOD)}$ , the input voltage and battery voltage are safe, FET Q1 is turned ON. The IC has a soft-start feature to control the inrush current. This soft-start minimizes voltage ringing at the input (the ringing occurs because the parasitic inductance of the adapter cable and the input bypass capacitor form a resonant circuit). Figure 2 shows the power-up behavior of the device. Because of the deglitch time at power-on, if the input voltage rises rapidly to beyond the OVP threshold, the device will not switch on at all, as shown in Figure 3.

#### **OPERATION**

The device continuously monitors the input voltage, the input current and the battery voltage as described in detail in the following sections:

#### **Input Overvoltage Protection**

As long as the input voltage is less than  $V_{O(REG)}$ , the output voltage tracks the input voltage (less the drop caused by  $R_{DS}ON$  of Q1). If the input voltage is greater than  $V_{O(REG)}$  (plus the  $R_{DS}ON$  drop) and less than  $V_{OVP}$ , the device acts like a series linear regulator, with the output voltage regulated to  $V_{O(REG)}$ . If the input voltage rises above  $V_{OVP}$ , the output voltage is clamped to  $V_{O(REG)}$  for a blanking duration  $t_{BLANK(OVP)}$ . If the input voltage returns below  $V_{OVP}$  within  $t_{BLANK(OVP)}$ , the device continues normal operation (see Figure 4). This provides protection against turning power off due to transient overvoltage spikes while still protecting the system. However, if the input voltage remains above  $V_{OVP}$  for more than  $t_{BLANK(OVP)}$ , the internal FET is turned off, removing power from the circuit (see Figure 5). When the input voltage comes back to a safe value, the device waits for  $t_{ON(OVP)}$  then switches on Q1 and goes through the soft-start routine (see Figure 7).

Figure 6 describes graphically the behavior of the OUT pin over the entire range of input voltage variation.

#### **Input Overcurrent Protection**

The device can supply load current up to  $I_{OCP}$  continuously. If the load current tries to exceed this threshold, the current is limited to  $I_{OCP}$  for a maximum duration of  $t_{BLANK(OCP)}$ . If the load current returns to less than  $I_{OCP}$  before  $t_{BLANK(OCP)}$  times out, the device continues to operate (see Figure 9). However, if the overcurrent situation persists for  $t_{BLANK(OCP)}$ , FET Q1 is turned off for a duration of  $t_{REC(OCP)}$ . It is then turned on again and the current is monitored all over again (see Figure 10 and Figure 8).

To prevent the input voltage from spiking up due to the inductance of the input cable, Q1 is not turned off rapidly in an overcurrent fault condition. Instead, the gate drive of Q1 is reduced slowly, resulting in a "soft-stop", as shown in Figure 11.

#### **Battery Overvoltage Protection**

The battery overvoltage threshold  $BV_{OVP}$  is internally set to 4.35V. If the battery voltage exceeds the  $BV_{OVP}$  threshold for longer than  $t_{DGL(BOVP)}$ , FET Q1 is turned off (see Figure 12). This switch-off is also a soft-stop. Q1 is turned ON (soft-start) once the battery voltage drops to  $BV_{OVP} - V_{HYS-BOVP}$ .

Submit Documentation Feedback

Copyright © 2007, Texas Instruments Incorporated



#### **Thermal Protection**

If the junction temperature of the device exceeds  $T_{J(OFF)}$ , FET Q1 is turned off. The FET is turned back on when the junction temperature falls below  $T_{J(OFF)} - T_{J(OFF-HYS)}$ .

#### **Enable Function**

The IC has an enable pin which can be used to enable or disable the device. When the  $\overline{\text{CE}}$  pin is driven high, the internal FET is turned off. When the  $\overline{\text{CE}}$  pin is low, the FET is turned on if other conditions are safe. The  $\overline{\text{CE}}$  pin has an internal pull-down resistor of 200 k $\Omega$  (typical) and can be left floating.

#### **PGATE Pin**

When used with an external P-Channel MOSFET, in addition to OVP, OCP and Battery-OVP, the device offers protection against input reverse polarity up to -30V. When operating with normal polarity, the IC first turns on due to current flow through the body-diode of the FET  $Q_{EXT}$ . The PGATE pin then goes low, turning ON  $Q_{EXT}$ . For input voltages larger than  $V_{GCLMP}$ , the voltage on the PGATE pin is driven to  $V_{IN} - V_{GCLMP}$ . This ensures that the gate to source voltage seen by  $Q_{EXT}$  does not exceed  $-V_{GCLMP}$ .



Copyright © 2007, Texas Instruments Incorporated

Submit Documentation Feedback






Figure 24. Flow Diagram



#### **APPLICATION INFORMATION**

# Selection of R<sub>BAT</sub>:

It is strongly recommended that the battery not be tied directly to the VBAT pin of the device, as under some failure modes of the IC, the voltage at the IN pin may appear on the VBAT pin. This voltage can be as high as 30V, and applying 30V to the battery in case of the failure of the device can be hazardous. Connecting the VBAT pin through  $R_{BAT}$  prevents a large current from flowing into the battery in case of failure of the IC. In the interests of safety,  $R_{BAT}$  should have a very high value. The problem with a large  $R_{BAT}$  is that the voltage drop across this resistor because of the VBAT bias current  $I_{VBAT}$  causes an error in the  $BV_{OVP}$  threshold. This error is over and above the tolerance on the nominal 4.35V  $BV_{OVP}$  threshold.

Choosing  $R_{BAT}$  in the range  $100 K\Omega$  to  $470 k\Omega$  is a good compromise. In the case of IC failure, with  $R_{BAT}$  equal to  $100 k\Omega$ , the maximum current flowing into the battery would be  $(30 V - 3 V) \div 100 k\Omega = 246 \mu A$ , which is low enough to be absorbed by the bias currents of the system components.  $R_{BAT}$  equal to  $100 k\Omega$  would result in a worst-case voltage drop of  $R_{BAT}$  X  $I_{VBAT} \approx 1 mV$ . This is negligible compared to the internal tolerance of 50 mV on the  $BV_{OVP}$  threshold.

If the Bat-OVP function is not required, the VBAT pin should be connected to VSS.

#### Selection of R<sub>CE</sub>:

The  $\overline{\text{CE}}$  pin can be used to enable and disable the IC. If host control is not required, the  $\overline{\text{CE}}$  pin can be tied to ground or left un-connected, permanently enabling the device.

In applications where external control is required, the  $\overline{\text{CE}}$  pin can be controlled by a host processor. As in the case of the VBAT pin (see above), the  $\overline{\text{CE}}$  pin should be connected to the host GPIO pin through as large a resistor as possible. The limitation on the resistor value is that the minimum  $V_{OH}$  of the host GPIO pin less the drop across the resistor should be greater than  $V_{IH}$  of the bq2430x  $\overline{\text{CE}}$  pin. The drop across the resistor is given by  $R_{CE}$  X  $I_{IH}$ .

#### Selection of Input and Output Bypass Capacitors:

The input capacitor  $C_{IN}$  in Figure 22 and Figure 23 is for decoupling, and serves an important purpose. Whenever there is a step change downwards in the system load current, the inductance of the input cable causes the input voltage to spike up.  $C_{IN}$  prevents the input voltage from overshooting to dangerous levels. It is strongly recommended that a ceramic capacitor of at least  $1\mu F$  be used at the input of the device. It should be located in close proximity to the IN pin.

 $C_{\text{OUT}}$  in Figure 23 is also important: If a very fast (< 1µs rise-time) overvoltage transient occurs at the input, the current that charges  $C_{\text{OUT}}$  causes the device's current-limiting loop to kick in, reducing the gate-drive to FET Q1. This results in improved performance for input overvoltage protection.  $C_{\text{OUT}}$  should also be a ceramic capacitor of at least 1µF, located close to the OUT pin.  $C_{\text{OUT}}$  also serves as the input decoupling capacitor for the charging circuit downstream of the protection IC.

#### **PCB Layout Guidelines:**

- 1. This device is a protection device, and is meant to protect down-stream circuitry from hazardous voltages. Potentially, high voltages may be applied to this IC. It has to be ensured that the edge-to-edge clearances of PCB traces satisfy the design rules for the maximum voltages expected to be seen in the system.
- 2. The device uses SON packages with a PowerPAD™. For good thermal performance, the PowerPAD should be thermally coupled with the PCB ground plane. In most applications, this will require a copper pad directly under the IC. This copper pad should be connected to the ground plane with an array of thermal vias.
- 3.  $C_{IN}$  and  $C_{OUT}$  should be located close to the IC. Other components like  $R_{BAT}$  should also be located close to the IC.

Copyright © 2007, Texas Instruments Incorporated

Submit Documentation Feedback



#### PACKAGE OPTION ADDENDUM

19-Nov-2007

#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
BQ24300DSGR	ACTIVE	SON	DSG	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
BQ24300DSGRG4	ACTIVE	SON	DSG	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
BQ24300DSGT	ACTIVE	SON	DSG	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
BQ24300DSGTG4	ACTIVE	SON	DSG	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
BQ24304DSGR	ACTIVE	SON	DSG	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
BQ24304DSGRG4	ACTIVE	SON	DSG	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
BQ24304DSGT	ACTIVE	SON	DSG	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
BQ24304DSGTG4	ACTIVE	SON	DSG	8		Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




# **PACKAGE MATERIALS INFORMATION**

3-Nov-2007


# TAPE AND REEL BOX INFORMATION





		Dimension designed to accommodate the component width
I		Dimension designed to accommodate the component length
I	K0	Dimension designed to accommodate the component thickness
I	W	Overall width of the carrier tape
ı	P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPES




Pins **Package** Reel Reel A0 (mm) B0 (mm) K0 (mm) **P1** Pin1 Device Site Diameter Width (mm) (mm) Quadrant (mm) (mm) BQ24300DSGR DSG 8 SITE 48 179 8 2.2 2.2 1.2 4 8 Q2 BQ24304DSGR 8 SITE 48 DSG 179 2.2 2.2 1.2 8 Q2




# **PACKAGE MATERIALS INFORMATION**

3-Nov-2007



Device	Package	Pins	Site	Length (mm)	Width (mm)	Height (mm)
BQ24300DSGR	DSG	8	SITE 48	195.0	200.0	45.0
BQ24304DSGR	DSG	8	SITE 48	195.0	200.0	45.0



- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. Quad Flatpack, No-Leads (QFN) package configuration.
  - The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
  - E. Falls within JEDEC MO-229.






# THERMAL PAD MECHANICAL DATA DSG (S-PDSO-N8)

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No-Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




Bottom View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

# DSG (S-PDSO-N8) - Minimized Design



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for solder mask tolerances.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Telephony	www.ti.com/telephony
Low Power Wireless	www.ti.com/lpw	Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2007, Texas Instruments Incorporated