LTD									REVIS	IONS										
LTR	DESCRIPTION									DATE (YR-MO-DA)			APPROVED							
A <mark>查询</mark>	Oranges in accordance with 407 5962-R208-93.								93-08-06			Monica L. Poelking		ng						
В	Char	nges in	accord	lance w	vith NO	R 5962	-R187-	94.						94-0	6-08		Monica L. Poelking			
С	Add	device	type 02	2. Edito	orial ch	anges t	hrough	out.						96-0	1-05		Monica L. Poelking			
D	Char	nges in	accord	lance w	vith NO	R 5962	-R299-	97.						97-0	5-29		М	Monica L. Poelking		
E	Add	device	type 03	3. Edito	orial ch	anges t	hrough	out	tvn					98-0	6-29		Monica L. Poelking		ng	
F	test of for t <sub>a</sub> timin conn	In table IA: Add test conditions for $I_{\text{IN}}$ ; change the limits for $Q_{\text{IDD}}$ ; remove the test condition $V_{\text{DD}} = 4.5 \text{ V}$ for all the propagation delay tests; change the limits for $t_a$ and $t_i$ in memory read timing section; change the limits of $t_c$ in DMA timing section; and change the limit of $t_a$ in JTAG timing section. Include pin connections for case outlines X and Z in radiation exposure connections. Editorial changes throughout tvn								M	onica L	Poelki	ng							
G		In table I, change I <sub>IN</sub> limits; add a footnote to Q <sub>IDD</sub> ; add t <sub>c</sub> in power-up master reset timing section. Correct the JTAG timing waveforms. – tvn							M	onica L	Poelki	ng								
DEV	T _		<b>Γ</b> _	T _	T _	Г <sub>-</sub>	Г <sub>-</sub>	Г <sub>-</sub>	Γ _	T _		Г		Γ	T	ī	T	Γ		Γ
REV	E	Е	E	Е	Е	Е	E	Е	Е	Е										
SHEET	35	36	37	38	39	40	41	42	43	44										
SHEET	35 E	36 E	37 E	38 E	39 E	40 E	41 E	42 G	43 E	44 G	E	E	E	E	E	F	F	G	E	E
SHEET	35	36	37	38	39	40	41	42	43	44	E 25	E 26	E 27	E 28	E 29	F 30	F 31	G 32	E 33	E 34
SHEET REV SHEET REV STATUS	35 E 15	36 E	37 E	38 E	39 E 19	40 E	41 E	42 G	43 E	44 G						<del>                                     </del>		-		
SHEET REV SHEET	35 E 15	36 E	37 E	38 E 18	39 E 19	40 E	41 E 21	42 G 22	43 E 23	44 G 24	25	26	27	28	29	30	31	32	33	34
SHEET REV SHEET REV STATUS	35 E 15	36 E	37 E	38 E 18 REV SHE	39 E 19 / EET	40 E 20	41 E 21 G	42 G 22 E	43 E 23 E	44 G 24 E	25 E 5	26 G 6	27 G 7	28 G 8	29 G 9	30 G	31 E 11	32 E 12	33 E 13	34 E
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A	35 E 15	36 E 16	37 E 17	38 E 18 REV SHE PRE The	39 E 19 / EET PAREComas M	40 E 20 D BY M. Hess	41 E 21 G	42 G 22 E	43 E 23 E	44 G 24 E	25 E 5	26 G 6	27 G 7	28 G 8	29 G 9	30 G 10	31 E 11	32 E 12	33 E 13	34 E
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA	35 E 15	36 E 16	37 E 17	38 E 18 REV SHE PRE The CHE The	39 E 19 / EET PAREL omas N CKED omas N ROVEL	40 E 20 D BY M. Hess BY M. Hess	41 E 21 G 1	42 G 22 E	43 E 23 E	44 G 24 E 4	25 E 5 <b>D</b>	26 G 6 EFEN	27 G 7 SE SI COL	28 G 8 UPPL UMBI	29 G 9 Y CE US, O	30 G 10 NTER	31 E 11 8 COL 43216	32 E 12 UMBI	33 E 13 US	34 E
SHEET REV SHEET  REV STATUS OF SHEETS  PMIC N/A  STA MICRO DRA  THIS DRAWI FOR L	35 E 15 NDAI OCIRO AWIN NG IS A JSE BY	36 E 16 RD CUIT	37 E 17	38 E 18 REV SHE PRE The CHE The APPI Mo	39 E 19 / EET PAREComas N CKED omas N ROVEC	40 E 20 BY M. Hess BY M. Hess	41 E 21 G 1	42 G 22 E 2	43 E 23 E	44 G 24 E 4 MIC SEF	25 E 5 D	26 G 6 EFEN	27 G 7 SE SI COL	28 G 8 UPPL UMBI	29 G 9 Y CE US, O	30 G 10 NTER	31 E 11 8 COL 43216	32 E 12 UMBI	33 E 13 US	34 E
SHEET REV SHEET  REV STATUS OF SHEETS  PMIC N/A  STA MICRO DRA  THIS DRAWI FOR L	35 E 15 NDAI OCIRO AWIN NG IS A JSE BY RTMEN NCIES O	36 E 16 CUIT	37 E 17	38 E 18 REV SHE PRE The CHE The APPI Mo DRA	39 E 19 / EET PAREComas N CKED comas N ROVEC	20 D BY M. Hess BY M. Hess D BY Poelkii APPRO	41 E 21 G 1	42 G 22 E 2	43 E 23 E	44 G 24 E 4 MIC SEF INT	25 E 5 D ROCI	G 6 6 RCUI	27 G 7 SE SI COL	28 G 8 UPPL UMBI GITAL DED M	29 G 9 Y CE US, O	30 G 10 NTER HIO OS, M	31 E 11 R COL 43216 IIL-ST C MU	32 E 12 UMBI	33 E 13 US	34 E


5962-E291-99

DSCC FORM 2233
APR 97
DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

#### 1. SCOPE

The space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.

1.2 PIN. The PIN is as shown in the following example:



- 1.2.1 RHA designator. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
  - 1.2.2 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

Device type	Generic number	Circuit function
01	UT69151	MIL-STD-1553 bus controller, remote terminal, monitor interface
02	UT69151E	MIL-STD-1553 bus controller, remote terminal, monitor interface radiation hardened
03	UT69151E	MIL-STD-1553 bus controller, remote terminal, monitor interface

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as follows:

Device class	Device requirements documentation
М	Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A
Q or V	Certification and qualification to MIL-PRF-38535

1.2.4 <u>Case outline(s)</u>. The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
X	CMGA3-P84	84	Pin grid array
Υ	See figure 1	84	Leaded chip carrier
Z	See figure 1	132	Leaded chip carrier with unformed leads, nonconductive tier bar

1.2.5 <u>Lead finish</u>. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-92118
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL E	SHEET 2

### 1.3 Absolute maximum ratings. 1/

igs!	30的2 - 921\$4\$60@QX(XU供应商	-0.3 V dc to +7.0 V dc
· V-	bitage on any pin	-0.3 V dc to $V_{\text{CC}}$ + 0.3 V dc
	atchup immunity (ILU)	
D	C input current (I)	±10 mA
	aximum power dissipation (P <sub>D</sub> )	
	orage temperature range (T <sub>STG</sub> )	
	ead temperature (soldering, 5 seconds)	
	nermal resistance, junction-to-case ( $\Theta_{JC}$ )	
	aximum junction temperature (T <sub>J</sub> )	

#### 1.4 Recommended operating conditions.

Supply voltage range ( $V_{DD}$ )	0.8 V dc
Maximum input voltage, 24 MHz input ( $V_{\text{LC}}$ )	
Minimum input voltage, 24 MHz input (V <sub>IHC</sub> )	
Operating frequency (f <sub>IN</sub> )	
Duty cycle (Dc)	50 ±5%
Case operating temperature range (T <sub>C</sub> )	-55°C to +125°C
Radiation features:	
Total dose	≥ 1 x 10 <sup>6</sup> Rads (Si)
Single event phenomenon (SEP) effective	
LET, no upsets	= 47 MeV/(mg/cm <sup>2</sup> )
LET, no latchup	> 136 MeV/(mg/cm <sup>2</sup> )
Dose rate upset (20 ns pulse)	<u>2</u> /
Dose rate latchup	<u>2</u> /
Dose rate survivability	<u>2</u> /
Neutron irradiated	2/

#### 1.5 Digital logic testing for device classes Q and V.

#### 2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those listed in the issue of the Department of Defense Index of Specifications and Standards (DoDISS) and supplement thereto, cited in the solicitation.

### **SPECIFICATION**

#### **DEPARTMENT OF DEFENSE**

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

<sup>2/</sup> When characterized as a result of the procuring activities request, the condition will be specified.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-92118
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		E	3

Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.

#### **STANDARDS**

## 查询P6962M9NT12909QFEAIS供应商

MIL-STD-883 - Test Methods and Procedures for Microelectronics.

MIL-STD-973 - Configuration Management.

MIL-STD-1835 - Interface Standard For Microcircuit Case Outlines.

#### **HANDBOOKS**

#### DEPARTMENT OF DEFENSE

MIL-HDBK-103 - List of Standard Microcircuit Drawings (SMD's).

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Unless otherwise indicated, copies of the specification, standards, and handbooks are available from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Non-Government publications</u>. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issues of the documents which are DOD adopted are those listed in the issue of the DODISS cited in the solicitation. Unless otherwise specified, the issues of documents not listed in the DODISS are the issues of the documents cited in the solicitation.

#### INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS (IEEE)

IEEE Standard 1149.1 - IEEE Standard Test Access Port and Boundary Scan Architecture.

(Applications for copies should be addressed to the Institute of Electrical and Electronics Engineers, 445 Hoes Lane, Piscataway, NJ 08854-4150.)

(Non-Government standards and other publications are normally available from the organizations that prepare or distribute the documents. These documents may also be available in or through libraries or other informational sevices.)

2.3 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

#### 3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.
  - 3.1.1 Microcircuit die. For the requirements for microcircuit die, see appendix A to this document.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.
  - 3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.4 and figure 1 herein.
  - 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 2.
  - 3.2.3 Block diagram. The block diagram shall be as specified on figure 3.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-92118
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		E	4

- 3.2.4 Boundary scan instruction codes. The boundary scan instruction codes shall be as specified on figure 4.
- **查询 Switching waveforms** and test circuit shall be as specified on figures 5 th<del>rough 13.</del>
  - 3.2.6 Radiation exposure connections. The radiation exposure connecttions shall be as specified on figure 14.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table IA and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table IA.
- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-HDBK-103. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.
- 3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.
- 3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change for device class M.</u> For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-973.
- 3.9 <u>Verification and review for device class M.</u> For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device class M.</u> Device class M devices covered by this drawing shall be in microcircuit group number 105 (see MIL-PRF-38535, appendix A).
  - 3.11 IEEE 1149.1 compliance. Theses devices shall be compliant with IEEE 1149.1.
  - 4. QUALITY ASSURANCE PROVISIONS
- 4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.
- 4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-92118
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		E	5

		TABLE IA. <u>Ele</u>	ctrical performance	characteri	stics.			
查询"5962t92118030	J×Ambal	-55°C ≤ 7	nditions $\underline{1}/\Gamma_{C} \le +125^{\circ}C$	Device type	Group A subgroups	Lim	its	Unit
			$V_{DD} \le 5.5 \text{ V}$ rwise specified			Min	Max	
Low level input voltage, except TCK input	V <sub>IL1</sub>			All	1, 2, 3		0.8	٧
Low level input voltage, TCK input only	V <sub>IL2</sub>			01, 02	1, 2, 3		0.8	
High level input voltage	V <sub>IH</sub>			All	1, 2, 3	2.2	0.7	1
Low level input voltage	V <sub>ILC</sub>	24 MHz input or	nly	All	1, 2, 3		0.3V <sub>DD</sub>	
High level intput voltage	V <sub>IHC</sub>	1		All	1, 2, 3	0.7V <sub>DD</sub>		1
Low level output	V <sub>OL</sub>	Outputs loads	I <sub>OL</sub> = 4.0 mA	All	1, 2, 3		0.4	1
voltage			I <sub>OL</sub> = 1.0 μA <u>2</u> /	1			0.05	1
High level output	V <sub>OH</sub>	Outputs loads	I <sub>OH</sub> = 4.0 mA	All	1, 2, 3	2.4		
voltage			I <sub>OH</sub> = 1.0 μA <u>2</u> /	1		V <sub>DD</sub> -0.05		1
Input leakage current	I <sub>IN</sub>	TTL driven inputs	$V_{IN} = V_{DD}$ or $V_{SS}$	All	1, 2, 3	-10	+10	μА
		Inputs with	$V_{\text{IN}} = V_{\text{DD}}$	All	1, 2, 3	-10	+10	1
		pull-up resistors	V <sub>IN</sub> = V <sub>SS</sub>	01, 02		-900	-150	1
				03		-167	-27	
Three-state output leakage current, TTL loaded outputs	loz	Single-drive buf $V_O = V_{DD}$ or $V_{SS}$		All	1, 2, 3	-10	+10	μА
Short-circuit output current, output loads	l <sub>os</sub> 2/ <u>3</u> /	Single-drive buf V <sub>DD</sub> = 5.5 V, V <sub>O</sub>		All	1, 2, 3	-100	+100	mA
Input capacitance	C <sub>IN</sub>	f = 1 MHz at 0 V	/	All	4		15	pF
Output capacitance	C <sub>OUT</sub>	See 4.4.1c		All	4		15	1
Bidirectional capacitance	C <sub>IO</sub>			All	4		25	
Quiescent current	Q <sub>IDD</sub>	f = 1 MHz at 0 V	/ <u>5</u> /	All	1, 3		35	μА
<u>4</u> /					2		1	mA
Standby operating current	S <sub>IDD</sub>	f = 24 MHz		All	1, 2, 3		40	mA
Functional tests	See 4.4.1b		All	7, 8				

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-92118
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL G	SHEET 6

	TA	BLE IA. <u>Electrical performan</u>	ce characteristics	- Continued.			
查询"5962-9211803	Qsyaö#	-55°C ≤ T <sub>C</sub> ≤ +125°C	Device type	Group A subgroups	Lir	nits	Unit
		$4.5 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$ unless otherwise specifi	ed		Min	Max	
		Register wri	te timing				
Address setup time 6/	ta	C <sub>L</sub> = 35 pF minimum	All	9, 10, 11	0		ns
Data setup time 6/	t <sub>b</sub>	See figures 5 and 12	All	9, 10, 11	10		
Data hold time 6/	tc		All	9, 10, 11	8		_
Address hold time 6/	t <sub>d</sub>		All	9, 10, 11	8		_
$\overline{\text{CS}}$ (L) to $\overline{\text{CS}}$ (H) $\underline{6}$ /	t <sub>e</sub>		All	9, 10, 11	105		
Access delay 6/ 7/ 8/	t <sub>f</sub>		All	9, 10, 11	85		
RD/ WR assertion to CS assertion 2/	t <sub>g</sub>		All	9, 10, 11	0		
CS negation to	t <sub>h</sub>		All	9, 10, 11	0		
RD/WR negation 2/							_
CS assertion to output enable <u>6</u> /	ti		All	9, 10, 11	0	40	
CS negation to output three-state <u>2</u> /	tj		All	9, 10, 11	5	35	
		Register rea	ad timing				
Address setup time 6/	ta	$C_L = 35 \text{ pF minimum}$	All	9, 10, 11	0		ns
CS assertion to output enable data valid 6/	t <sub>b</sub>	See figures 6 and 12	All	9, 10, 11		95	
CS negation to output disabled 2/	tc		All	9, 10, 11	5	35	
Address hold time 6/	t <sub>d</sub>		All	9, 10, 11	0		-
CS assertion to output enable data invalid 6/	t <sub>e</sub>		All	9, 10, 11	0	40	
Access delay 6/ 7/ 8/	t <sub>f</sub>		All	9, 10, 11	45		
CS (L) to CS (H) 2/	t <sub>g</sub>		All	9, 10, 11	105		1
	1 -	Memory wri	L te timina			1	
Address propagation	ta	C <sub>L</sub> = 35 pF minimum	01, 02	9, 10, 11	0	18	ns
delay		See figures 7 and 12	03	9, 10, 11	0	21	1
Address valid to RCS, RWR assertion 6/	t <sub>b</sub>		All	9, 10, 11	15	35	
See footnotes at end of ta	able.	,	,			•	•
	TANDA		SIZE <b>A</b>			5962-	92118
MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000			REVISION L	EVEL	SHEET	7	

	TA	BLE IA. <u>Electrical performand</u>	ce characteristics	- Continued.			
查询"5%2-9211803	QsyAb# #	-55°C ≤ T <sub>C</sub> ≤ +125°C	Device type	Group A subgroups	Lir	nits	Unit
		$4.5 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ unless otherwise specifi	ed		Min	Max	
	•	Memory write timi	ng - Continued				•
DTACK setup time 6/	t <sub>c</sub>	C <sub>L</sub> = 35 pF minimum	All	9, 10, 11	10		ns
RCS and RWR hold time 6/ 9/	t <sub>d</sub>	See figures 7 and 12	All	9, 10, 11	20	50	
Data propagation delay <u>6</u> /	t <sub>e</sub>		All	9, 10, 11	20	60	
Address hold time 6/	tg		All	9, 10, 11	10	30	
DTACK hold time 6/	t <sub>h</sub>		All	9, 10, 11	10		
RWR and RCS pulse	ti		01, 02	9, 10, 11	34		
width (DTACK tied to ground)			03	9, 10, 11	32		
RWR and RCS ↑ to DMACK ↑ 2/ 9/	t <sub>j</sub>		All	9, 10, 11	15	125	
Data hold time 2/	t <sub>k</sub>		All	9, 10, 11	10	40	1
		Memory rea		. , , ,		ı	
Address propagation	ta	C <sub>L</sub> = 35 pF minimum	01, 02	9, 10, 11	0	18	ns
delay		See figures 8 and 12	03	9, 10, 11	0	21	
Address valid to $\overline{RCS}$ , $\overline{RRD}$ assertion $\underline{6}$ /	t <sub>b</sub>		All	9, 10, 11	15	35	
DTACK setup time 6/	t <sub>c</sub>		All	9, 10, 11	10		
RCS and RRD hold time 6/ 9/	t <sub>d</sub>		All	9, 10, 11	20	50	
Data setup delay 6/	t <sub>e</sub>		01, 02	9, 10, 11	12		
Data balal dalam			03	9, 10, 11	10		-
Data hold delay	t <sub>f</sub>		01, 02 03	9, 10, 11	0		-
Address hold time 6/	t <sub>g</sub>		All	9, 10, 11 9, 10, 11	10	30	-
	t <sub>h</sub>		All	9, 10, 11	10	1 30	1
DTACK hold time				<u> </u>			-
RRD and RCS pulse width (DTACK tied to ground)	l t <sub>i</sub>		01, 02	9, 10, 11 9, 10, 11	34 32		1
$\overline{RRD}$ and $\overline{RCS} \uparrow$ to $\overline{DMACK} \uparrow \underline{2}/$	tj		All	9, 10, 11	15	45	
See footnotes at end of ta	able.						
	STANDA SIRCUIT		SIZE <b>A</b>			5962-9	2118
MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000			REVISION L		SHEET 8		

	TA	BLE IA. <u>Electric</u>	al performance	e chara	acteristics	- Continued.			
查询"5962-9211803	Ѻ҈҈ӼѦӹ҉Ӕ҉		nditions <u>1</u> / T <sub>C</sub> ≤ +125°C		Device type	Group A subgroups	Lin	nits	Unit
			$V_{DD} \le 5.5 V$ erwise specified	ed		-	Min	Max	
	_		DMA tim	ning				_	
TERACT assertion to DMAR assertion <u>2</u> /	ta	C <sub>L</sub> = 35 pF min See figures 9 a			All	9, 10, 11	5		μS
DMAR assertion to	t <sub>b</sub>	1	Bus controlle	er	01	9, 10, 11		7	]
DMACK negation 2/					02, 03	9, 10, 11		16	
			Remote term		All	9, 10, 11		7	
			Remote term with monito		All	9, 10, 11		7	
			Monitor		All	9, 10, 11		7	
DMAG assertion to	t <sub>c</sub>			<u> </u>	01, 02	9, 10, 11	0	30	ns
DMACK assertion 6/		]		L	03	9, 10, 11	5	30	]
DMAG assertion to DMAR negation 2/	t <sub>d</sub>				All	9, 10, 11	0	35	
DMACK assertion to	t <sub>e</sub>	1		ļ	01, 02	9, 10, 11	0	5	]
address bus active					03	9, 10, 11	-5	5	]
DMACK assertion to DMAG negation 6/	t <sub>f</sub>				All	9, 10, 11	10		
DMACK negation to DMAG assertion 2/	t <sub>g</sub>				All	9, 10, 11	500		
DMACK assertion to RAM control active	t <sub>h</sub>			F	01, 02	9, 10, 11	0 -5	5 5	
(negated)				F		0.40.44			-
DMACK negation to address three-state <u>2/</u>	ti				All	9, 10, 11		5	
DMACK assertion to RAM control disabled <u>2</u> /	l t <sub>j</sub>				All	9, 10, 11		5	
		Pov	wer-up master	reset t	iming				
MRST pulse width 2/	ta	C <sub>L</sub> = 35 pF min	nimum		All	9, 10, 11	500		ns
MRST negation to ROMEN assertion 2/	t <sub>b</sub>	See figures 10	and 12		All	9, 10, 11		5	μs
MRST negation to	t <sub>c</sub>				All	9, 10, 11		10	μS
READY assertion <u>2/</u> DMACK negation to	t <sub>d</sub>			-	All	9, 10, 11		500	ns
ROMEN negation 2/ See footnotes at end of ta	able.	<u> </u>							<u> </u>
	STANDA	RD DRAWING		S	SIZE <b>A</b>			5962-	92118
DEFENSE SUF	PLY CEN	TER COLUMBU: 43216-5000	s			REVISION		SHEET	)

	TABLE IA. Electrical performance characteristics - Continued.									
查询"5962-9211803	3 <b>Q₃ý∧</b> ₿́́́́́́́́́́	-55°C ≤ T <sub>C</sub> ≤ +125°C	Device type	Group A subgroups	Lim	nits	Unit			
		$4.5 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ unless otherwise specified			Min	Max				
		Biphase timing								
Biphase output skew	ta	C <sub>L</sub> = 35 pF minimum	All	9, 10, 11		10	ns			
Biphase input skew (low to high) 2/	t <sub>b</sub>	See figures 11 and 12	All	9, 10, 11		250				
Biphase input skew (high to low) <u>2</u> /	t <sub>c</sub>		All	9, 10, 11		250				
Biphase input pulse width <u>2</u> /	t <sub>d</sub>		All	9, 10, 11	250					
	•	JTAG timing								
TCK frequency		See figure 13	All	9, 10, 11		1	MHz			
TCK period	ta		All	9, 10, 11	1000		ns			
TCK high time	t <sub>b</sub>		All	9, 10, 11	1/2t <sub>a</sub>					
TCK low time	tc		All	9, 10, 11	1/2t <sub>a</sub>					
TCK rise time	t <sub>d</sub>		All	9, 10, 11		5				
TCK fall time	t <sub>e</sub>		All	9, 10, 11		5				
TDI, TMS setup time	t <sub>f</sub>		All	9, 10, 11	250					
TDI, TMS hold time	tg		All	9, 10, 11	250					
TDO valid delay	t <sub>h</sub>		All	9, 10, 11	250					

- 1/ Device type 02 supplied to this drawing will meet all levels M, D, L, R, F, G and H of irradiation. However, this device is only tested at the 'H' level. Pre and Post irradiation values are identical unless otherwise specified in table IA. When performing post irradiation electrical measurements for any RHA level, T<sub>A</sub> = +25°C. Unless otherwise specified, all testing shall be conducted under worst-case conditions. "GND" may not vary from 0 V dc by more than ±50 mV.
- 2/ This parameter is guaranteed, but not tested, to the values in table IA herein.
- 3/ Tested one output at a time for a maximum duration of 1 second.
- 4/ Post irradiation limit is 1 mA for subgroup 1.
- $\underline{5}\!/$  Tested with all inputs tied to  $V_{\text{DD}}.$
- 6/ For device type 03, this parameter is guaranteed, but not tested, to the values in table IA herein.
- $\overline{Z}$ / Minimum pulse width from latter rising edge of RD/ $\overline{WR}$  or  $\overline{CS}$  to first falling edge.
- 8/ Read cycle followed by a read cycle minimum 45 ns. Read cycle followed by a write cycle minimum 45 ns. Write cycle followed by a read cycle minimum 85 ns. Write cycle followed by a write cycle minimum 85 ns.
- 9/ Pulse width duration is measured with respect to the device's recognition of DTACK assertion.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-92118
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		G	10


## 查询"5962-9211803QXA"供应商

TABLE IB. SEP test limits. 1/ 2/

Device	T <sub>A</sub> =	V <sub>DD</sub> =	$V_{DD} = 4.5 \text{ V}$		
type	Temperature ±10°C	Effective LET no upsets [MeV/(mg/cm <sup>2</sup> )]	Maximum device cross section LET = 136	latch-up test $V_{DD} = 5.5 V$ no latch-up LET = <u>3</u> /	
02	+25°C	= 47	1.6 x 10 <sup>-3</sup> cm <sup>2</sup>	> 136	

- $\underline{1}$ / For SEP test conditions, see 4.4.4.4.
- Z/ Technology characterization and model verifcation supplemented by in-line data may be used in lieu of end-of-line testing. Test plan must be approved by TRB and qualifying activity.
- 3/ Test at worst case temperature  $T_A = +125$ °C.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-92118
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		E	11




## 查询"5962-9211803QXA"供应商

			Case Y			
Coursele a l		Millimeters		Inches		
Symbol	Min	Nom	Max	Min	Nom	Max
Α			3.30			0.130
A1	2.03		2.74	0.080		0.108
b	.36		.46	0.014		0.018
С	.15		.20	0.006		0.008
е		1.27			0.50	
D/E	28.91		29.52	1.138		1.162
HD/HE	45.59		46.36	1.795		1.825
L	.66			0.026		
S1	.13			0.005	_	
N		84			84	

FIGURE 1. <u>Case outline</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-92118
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		E	13



## 查询"5962-9211803QXA"供应商

Device type				All			
Case outline				Х			
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol
A1	RRD	B11	ROMEN	F9	$V_{DD}$	K2	TIMERONA
A2	A0	C1	D15	F10	V <sub>SS</sub>	КЗ	TA
А3	A1	C2	TCLK	F11	DMACK	K4	RA
A4	А3	C5	24 MHz	G1	D8	K5	ТВ
A5	A6	C6	$V_{DD}$	G2	D7	K6	TB
A6	A4	<b>C</b> 7	A9	G3	D6	K7	READY
A7	A7	C10	cs	G9	TDO	K8	RTA3
A8	A10	C11	AUTOEN	G10	TDI	K9	RTA0
A9	A12	D1	D13	G11	TMS	K10	LOCK
A10	A13	D2	D14	H1	D5	K11	MSEL1
A11	RD/WR	D10	YF_INT	H2	D4	L1	D0
B1	DTACK	D11	MSG_INT	H10	MRST	L2	TA
B2	RCS	E1	D10	H11	TRST	L3	RA
В3	RWR	E2	D11	J1	D3	L4	TIMERONB
B4	A2	E3	$V_{DD}$	J2	D1	L5	RB
B5	A5	E9	TCK	J5	RB	L6	V <sub>DD</sub>
В6	V <sub>SS</sub>	E10	DMAG	J6	V <sub>SS</sub>	L7	TERACT
B7	A8	E11	DMAR	J7	SSYSF	L8	RTA4
B8	A11	F1	D9	J10	A/BSTD	L9	RTA2
В9	A14	F2	D12	J11	MSEL0	L10	RTA1
B10	A15	F3	V <sub>SS</sub>	K1	D2	L11	RTPTY

FIGURE 2. <u>Terminal connections</u>.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-92118
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		E	15

## 查询"5962-9211803QXA"供应商

Device type				All						
Case outline		Υ								
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol			
1	RCS	22	TIMERONA	43	LOCK	64	A15			
2	TCLK	23	TA	44	A/BSTD	65	A14			
3	DTACK	24	TA	45	MSEL1	66	A13			
4	D15	25	RA	46	MSEL0	67	A12			
5	D14	26	RA	47	MRST	68	A11			
6	D13	27	TIMERONB	48	TRST	69	A10			
7	D12	28	TB	49	TDO	70	A9			
8	D11	29	ТВ	50	TDI	71	A8			
9	D10	30	RB	51	TMS	72	A7			
10	D9	31	V <sub>SS</sub>	52	V <sub>SS</sub>	73	$V_{DD}$			
11	V <sub>SS</sub>	32	V <sub>DD</sub>	53	$V_{DD}$	74	V <sub>SS</sub>			
12	$V_{DD}$	33	RB	54	TCK	75	24 MHz			
13	D8	34	TERACT	55	DMAR	76	A6			
14	D7	35	READY	56	DMAG	77	A5			
15	D6	36	SSYSF	57	DMACK	78	A4			
16	D5	37	RTA4	58	MSG_INT	79	АЗ			
17	D4	38	RTA3	59	YF_INT	80	A2			
18	D3	39	RTA2	60	AUTOEN	81	A1			
19	D2	40	RTA1	61	ROMEN	82	A0			
20	D1	41	RTA0	62	cs	83	RWR			
21	D0	42	RTPTY	63	RD/WR	84	RRD			

FIGURE 2. <u>Terminal connections</u> - Continued.


STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-92118
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		E	16

Device	2-921180	OXA"供原	———— 並商		All				
Case outline					Z				
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol
1	V <sub>SS</sub>	28	NC	55	NC	82	V <sub>SS</sub>	109	A9
2	RCS	29	NC	56	NC	83	$V_{DD}$	110	A8
3	TCLK	30	D2	57	SSYSF	84	TCK	111	NC
4	DTACK	31	D1	58	RTA4	85	DMAR	112	NC
5	NC	32	D0	59	RTA3	86	DMAG	113	NC
6	NC	33	V <sub>SS</sub>	60	RTA2	87	NC	114	<b>A</b> 7
7	D15	34	$V_{DD}$	61	NC	88	NC	115	$V_{DD}$
8	D14	35	TIMERONA	62	NC	89	NC	116	$V_{SS}$
9	D13	36	TA	63	RTA1	90	DMACK	117	24 MHz
10	D12	37	TA	64	RTA0	91	MSG_INT	118	A6
11	D11	38	RA	65	RTPTY	92	YF_INT	119	A5
12	NC	39	NC	66	V <sub>DD</sub>	93	AUTOEN	120	NC
13	NC	40	NC	67	Vss	94	NC	121	NC
14	NC	41	RA	68	LOCK	95	NC	122	NC
15	D10	42	TIMERONB	69	A/BSTD	96	ROMEN	123	A4
16	Vss	43	TB	70	NC	97	cs	124	АЗ
17	$V_{DD}$	44	ТВ	71	NC	98	RD/WR	125	A2
18	D9	45	NC	72	NC	99	V <sub>SS</sub>	126	A1
19	D8	46	NC	73	MSEL1	100	$V_{DD}$	127	NC
20	D7	47	NC	74	MSEL0	101	A15	128	NC
21	NC	48	RB	75	MRST	102	A14	129	A0
22	NC	49	V <sub>SS</sub>	76	NC	103	A13	130	$\overline{RWR}$
23	NC	50	$V_{DD}$	77	NC	104	NC	131	RRD
24	D6	51	RB	78	TRST	105	NC	132	$V_{DD}$
25	D5	52	TERACT	79	TDO	106	A12		
26	D4	53	READY	80	TDI	107	A11		
27	D3	54	NC	81	TMS	108	A10		

NC = No connection

FIGURE 2. <u>Terminal connections</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-92118
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		E	17




## 查询"5962-9211803QXA"供应商


Device type 02			
Instruction name	Instruction code		
BYPASS	1111		
SAMPLE/PRELOAD	0010		
EXTEST	0000		
INTEST	0001		
RUNBIST	0111		
IDCODE	0100		
GL-TRISTATE	0011		
INTERNAL-SCAN	0101		
PRIVATE	0110		
USER-SELECTABLE	1000 → 1110		


Device type 03			
Instruction name	Instruction code		
BYPASS	1111		
SAMPLE/PRELOAD	0010		
EXTEST	0000		

FIGURE 4. Boundary scan instruction codes.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-92118
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		E	19











FIGURE 11. Biphase timing.



NOTES: V switch =  $(V_{OL}max + V_{OL}min)/2$  $C_L = 35 \text{ pF}$ 

FIGURE 12. AC test circuit.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-92118
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		E	23




FIGURE 13. JTAG timing waveforms.

Case outline	Open	$V_{DD} = 5 V \pm 0.5 V$	Ground
Х	A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, B1, B2, B3, B4, B5, B7, B8, B9, B10, B11, C1, C7, D1, D2, D10, D11, E1, E2, E11, F1, F2, F11, G1, G2, G3, G9, H1, H2, J1, J2, K1, K2, K3, K5, K6, K7, L1, L2, L4, L7	A11, C2, C6, C11, E3, E9, F9, G10, H10, J5, K4, K9, K10, K11, L6, L8, L9	B6, C5, C10, E10, F3, F10, G11, H11, J6, J7, J10, J11, K8, L3, L5, L10, L11
Y	1, 3, 4, 5, 6, 7, 8, 9, 10, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 27, 28, 29, 34, 35, 49, 55, 57, 58, 59, 61, 64, 65, 66, 67, 68, 69, 70, 71, 72, 76, 77, 78, 79, 80, 81, 82, 83, 84	2, 12, 26, 32, 33, 37, 39, 41, 43, 45, 47, 50, 53, 54, 60, 63, 73	11, 25, 30, 31, 36, 38, 40, 42, 44, 46, 48, 51, 52, 56, 62, 74, 75
Z	2, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 35, 36, 37, 39, 40, 42, 43, 44, 45, 46, 47, 52, 53, 54, 55, 56, 61, 62, 70, 71, 72, 76, 77, 79, 85, 87, 88, 89, 90, 91, 92, 94, 95, 96, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131	3, 17, 34, 41, 50, 51, 58, 60, 64, 66, 68, 73, 75, 80, 83, 84, 93, 98, 100, 115, 132	1, 16, 33, 38, 48, 49, 57, 59, 63, 65, 67, 69, 74, 78, 81, 82, 86, 97, 99, 116, 117

NOTE: Each pin except B6, C6, E3, F3, F9, F10, J6, and L6 for case outline X (11, 12, 31, 32, 52, 53, 73, and 74 for case outline Y; and 1, 16, 17, 33, 34, 49, 50, 66, 67, 82, 83, 99, 100, 115, 116, and 132 for case outline Z) will have a resistor of 2.49 k $\Omega$   $\pm$  5% for irradiation testing.

FIGURE 14. Radiation exposure connections.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-92118
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		G	24

#### 4.2.1 Additional criteria for device class M.

## 

- (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
- (2)  $T_A = +125^{\circ}C$ , minimum.
- b. Interim and final electrical test parameters shall be as specified in table IIA herein.
- 4.2.2 Additional criteria for device classes Q and V.
  - a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
  - b. Interim and final electrical test parameters shall be as specified in table IIA herein.
  - Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.
- 4.3 <u>Qualification inspection for device classes Q and V.</u> Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-PRF-38535 permits alternate in-line control testing. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
  - 4.4.1 Group A inspection.
    - a. Tests shall be as specified in table IIA herein.
    - b. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the functionality of the device. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device; these tests shall have been fault graded in accordance with MIL-STD-883, test method 5012 (see 1.5 herein).
    - c. Subgroup 4 (C<sub>IN</sub>, C<sub>OUT</sub>, and C<sub>I/O</sub> measurements) shall be measured only for the initial test and after process or design changes which may affect input capacitance. A minimum sample of 5 devices with zero failures shall be required.
  - 4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table IIA herein.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-92118
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		E	25

TABLE IIA. Electrical test requirements.

查询"5962-9211超級QXA##供麻商	Subgroups (in accordance with MIL-STD-883, method 5005, table I)	Subgroups (in accordance with MIL-PRF-38535, table III)	
	Device class M	Device class Q	Device class V
Interim electrical parameters (see 4.2)		1	1
Final electrical parameters (see 4.2)	1, 2, 3, 7, 8, 9, 10, 11 <u>1</u> /	1, 2, 3, 7, 8, 9, 10, 11 <u>1</u> /	1, 2, 3, 7, 8, 9, 10, 11 <u>2</u> / <u>3</u> /
Group A test requirements (see 4.4)	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11
Group C end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	1, 2, 3
Group D end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	1, 2, 3
Group E end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	1, 2, 3

- 1/ PDA applies to subgroup 1.
   2/ PDA applies to subgroups 1 and 7.
   3/ Delta limits, as specified in table IIB herein, shall be required when specified and the delta values shall be completed with reference to the zero hour electrical parameters.

TABLE IIB. Burn-in and operating life test, delta parameters (+25°C).

Parameter	Symbol	Delta limits
Quiescent current	$\mathbf{Q}_{IDD}$	±10% of measured values or 35 µA whichever is greater

NOTE: If the device is tested at or below 35  $\mu$ A, no deltas are required.

- 4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:
  - Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
  - $T_A = +125^{\circ}C$ , minimum.
  - Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-92118
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		E	26

- 4.4.2.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The teacific by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
  - 4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.
- 4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein). RHA levels for device classes M, Q and V shall be as specified in MIL-PRF-38535. End-point electrical parameters shall be as specified in table IIA herein.
- 4.4.4.1 <u>Total dose irradiation testing</u>. Total dose irradiation testing shall be performed in accordance with MIL-STD-883 method 1019 and as specified herein.
- 4.4.4.1.1 <u>Accelerated aging test</u>. Accelerated aging tests shall be performed on all devices requiring a RHA level greater than 5k rads(Si). The post-anneal end-point electrical parameter limits shall be as specified in table IA herein and shall be the pre-irradiation end-point electrical parameter limit at  $25^{\circ}$ C. Testing shall be performed at initial qualification and after any design or process changes which may affect the RHA response of the device.
- 4.4.4.2 <u>Dose rate induced latchup testing</u>. Dose rate induced latchup testing shall be performed in accordance with test method 1020 of MIL-STD-883 and as specified herein (See 1.4). Tests shall be performed on devices, SEC, or approved test structures at technology qualification and after any design or process changes which may effect the RHA capability of the process.
- 4.4.4.3 <u>Dose rate upset testing</u>. Dose rate upset testing shall be performed in accordance with test method 1021 of MIL-STD-883 and herein (see 1.4).
  - a. Transient dose rate upset testing shall be performed at initial qualification and after any design or process changes which may effect the RHA performance of the devices. Test 10 devices with 0 defects unless otherwise specified.
  - b. Transient dose rate upset testing for class Q and V devices shall be performed as specified by a TRB approved radiation hardness assurance plan and MIL-PRF-38535.
- 4.4.4.4 <u>Single event phenomena (SEP)</u>. SEP testing shall be required on class V devices (see 1.4). SEP testing shall be performed on the Standard Evaluation Circuit (SEC) or alternate SEP test vehicle as approved by the qualifying activity at initial qualification and after any design or process changes which may affect the upset or latchup characteristics. The recommended test conditions for SEP are as follows:
  - a. The ion beam angle of incidence shall be between normal to the die surface and 60° to the normal, inclusive (i.e. 0° ≤ angle ≤ 60°). No shadowing of the ion beam due to fixturing or package related effects is allowed.
  - b. The fluence shall be  $\geq 100$  errors or  $\geq 10^6$  ions/cm<sup>2</sup>.
  - c. The flux shall be between 10<sup>2</sup> and 10<sup>5</sup> ions/cm<sup>2</sup>/s. The cross-section shall be verified to be flux independent by measuring the cross-section at two flux rates which differ by at least an order of magnitude.
  - d. The particle range shall be  $\geq$  20 microns in silicon.
  - e. The test temperature shall be +25°C and the maximum rated operating temperature ±10°C.
  - f. Bias conditions shall be defined by the manufacturer for latchup measurements.
  - g. Test four devices with zero failures.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-92118
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		E	27

#### 5. PACKAGING

**暨门門路路间内2010** "**MIL-PRF-38535** for device classes **Q and V or MIL-PRF-38535**, appendix A for device class M.

#### 6. NOTES

- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
  - 6.1.2 Substitutability. Device class Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.
- 6.3 Record of users. Military and industrial users should inform Defense Supply Center Columbus when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0525.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43216-5000, or telephone (614) 692-0674.
- 6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535, MIL-HDBK-1331, and table III herein.
  - 6.6 Sources of supply.
- 6.6.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.
- 6.6.2 <u>Approved sources of supply for device class M.</u> Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.
- 6.7 <u>Additional information</u>. A copy of the following additional data shall be maintained and available from the device manufacturer:
  - a. RHA upset levels.
  - b. Test conditions (SEP).
  - c. Number of upsets (SEP).
  - d. Number of transients (SEP).
  - e. Occurrence of latchup (SEP).

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-92118
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		E	28

## TABLE III. Pin descriptions.

查遍[69]	32туд2e1 <u>1</u> ,80	3QXcAVe供应	<b>Description</b>
			Data bus
D0	TTB	1	Bit 0 (LSB) of the bidirectional Data bus.
D1	TTB	1	Bit 1 of the bidirectional Data bus.
D2	TTB	1	Bit 2 of the bidirectional Data bus.
D3	TTB		Bit 3 of the bidirectional Data bus.
D4	TTB	-	Bit 4 of the bidirectional Data bus.
D5	TTB	-	Bit 5 of the bidirectional Data bus.
D6	TTB		Bit 6 of the bidirectional Data bus.
D7	TTB	1	Bit 7 of the bidirectional Data bus.
D8	TTB	-	Bit 8 of the bidirectional Data bus.
D9	TTB	1	Bit 9 of the bidirectional Data bus.
D10	TTB	1	Bit 10 of the bidirectional Data bus.
D11	TTB	1	Bit 11 of the bidirectional Data bus.
D12	TTB	1	Bit 12 of the bidirectional Data bus.
D13	TTB		Bit 13 of the bidirectional Data bus.
D14	TTB	-	Bit 14 of the bidirectional Data bus.
D15	TTB	-	Bit 15 (MSB) of the bidirectional Data bus.
			Address bus
A0	TTB		Bit 0 (LSB) of the bidirectional Address bus.
A1	TTB	-	Bit 1 of the bidirectional Address bus.
A2	TTB	-	Bit 2 of the bidirectional Address bus.
A3	TTB		Bit 3 of the bidirectional Address bus.
A4	TTB		Bit 4 of the bidirectional Address bus.
A5	TTB	-	Bit 5 of the bidirectional Address bus.
A6	TTB		Bit 6 of the bidirectional Address bus.
<b>A</b> 7	TTB		Bit 7 of the bidirectional Address bus.
A8	TTB		Bit 8 of the bidirectional Address bus.
A9	TTB	-	Bit 9 of the bidirectional Address bus.
A10	TTB	1	Bit 10 of the bidirectional Address bus.
A11	TTB		Bit 11 of the bidirectional Address bus.
A12	TTB		Bit 12 of the bidirectional Address bus.
A13	TTB		Bit 13 of the bidirectional Address bus.
A14	TTB		Bit 14 of the bidirectional Address bus.
A15	TTB		Bit 15 (MSB) of the bidirectional Address bus.

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-92118
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		E	29

## TABLE III. <u>Pin descriptions</u> - Continued.

本治"50	C2-021400	3 <b>Q</b> XA'/	应金
<u> </u>	02 Fyzzel <u>1</u> /OU	Slactive 2/	·
	1		Remote terminal address inputs
RTA0	TUI		Remote Terminal Address bit 0. This is bit 0 of the RT address. This is the least significant bit for the RT address.
RTA1	TUI		Remote Terminal Address bit 1. This is bit 1 of the RT address.
RTA2	TUI		Remote Terminal Address bit 2. This is bit 2 of the RT address.
RTA3	TUI	-	Remote Terminal Address bit 3. This is bit 3 of the RT address.
RTA4	TUI		Remote Terminal Address bit 4. This is the most significant bit of the RT address.
RTPTY	TUI		Remote Terminal Parity. This is an odd parity input for the RT address.
			JTAG testability pins
TDO	TTO		TDO. This output performs the operation of Test Data Output as defined in the IEEE Standard 1149.1. This cell provides the output signal for the Test Access Port (TAP). This noninverfting output buffer is optimized for driving TTL loads.
TCK	TUI		TCK. This input performs the operation of Test Clock input as defined in the IEEE Standard 1149.1. This noninverting input buffer is optimized for driving TTL input leve
TMS	TUI		TMS. This input performs the operation of Test Mode Select as defined in the IEEE Standard 1149.1. This cell provides the input signal for the Test Access Port (TAP). This noninverting input buffer is optimized for driving TTL input levels.
TDI	TUI		TDI. This input performs the operation of Test Data In as defined in the IEEE Standar 1149.1. This cell provides the input signal for the Test Access Port (TAP). This noninverting input buffer is optimized for driving TTL input levels.
TRST	TUI		TRST. This input provides the reset to the TAP controller as defined in the IEEE Standard 1149.1. This non-inverting input buffer is optimized for driving TTL input
			levels. When not exercising JTAG, tie TRST to a logical 0.
			Biphase inputs
RA	TI		Receive Channel A (true). This is the Manchester-encoded true signal input for chann A. (Quiescent low).
RA	TI		Receive Channel A (complement). This is the Manchester-encoded complement sign input for channel A. (Quiescent low).
RB	TI		Receive Channel B (true). This is the Manchester-encoded true signal input for chann B. (Quiescent low).
RB	TI		Receive Channel B (complement). This is the Manchester-encoded complement sign input for channel B. (Quiescent low).
			Biphase outputs
TA	ТО		Transmit Channel A (true). This is the Manchester-encoded true signal output for channel A. The signal is idle low. (Quiescent low).
TA	то		Transmit Channel A (complement). This is the Manchester-encoded complement sign output for channel A. The signal is idle low. (Quiescent low).
ТВ	ТО		Transmit Channel B (true). This is the Manchester-encoded true signal output for channel B. The signal is idle low. (Quiescent low).
ТВ	ТО		Transmit Channel B (complement). This is the Manchester-encoded complement sign output for channel B. The signal is idle low. (Quiescent low).

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-92118
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		F	30

TABLE III. <u>Pin descriptions</u> - Continued.

查遍15962	2-9211/p20 <u>3</u> Q	XAcutopia	Ī	De	escription
			Di	MA signals	
DMAR	TTO <u>3</u> /	AL	•	is signal is asserted ipt of the DMAG sign	when access to RAM is required. It goes nal.
DMAG	TI	AL	DMA Grant. Once	this input is received	d, the device is allowed to access RAM.
DMACK	TTO <u>3</u> /	AL		•	erted by the device to indicate the receipt of I all RAM bus activity is completed.
DTACK	TI	AL		nowledge. This pin in a complete the mem	ndicates that a data transfer is to occur and ory cycle.
			Соі	ntrol signals	
RD/WR	TI		logic high signal m	eans the host is tryin	n of data flow with respect to the host. A ng to read data from the device, and a logic rite data to the device.
cs	TI	AL	Chip Select. This	pin selects the device	e when accessing the internal registers.
RRD	TTO	AL	RAM Read. This	signal is generated by	y the device to read data from RAM.
RWR	TTO	AL	RAM Write. This	signal is generated by	y the device to write data to RAM.
RCS	TTO	AL	RAM Chip Select. access RAM.	This signal is used in	n conjunction with the $\overline{RRD}/\overline{RWR}$ signals to
AUTOEN	TUI	AL	Auto Enable. This	pin, when active, en	ables automatic initialization applications.
ROMEN	TTO <u>3</u> /	AL	ROM Enable. This applications.	s pin, when active, er	nables the ROM for automatic initialization
SSYSF	TUI	AL	Subsystem Fail. Uword.	Jpon receipt, this sign	nal propagates directly to the RT 1553 Status
24 MHz	CI		24 MHz Clock. The accuracy of ±0.019	•	requires a 50% ±10% duty cycle with an
MRST	TUI	AL	Master Reset. Thi associated logic.	s input pin resets the	internal encoders, decoders, all register, and
MSEL1	TI		Mode Select 1. T mode selection, se		gnificant bit for the mode select. For proper
			MSEL1	MSEL0	Mode of Operation
			0	0	Bus Controller = SBC
			0	1	Remote Terminal = SRT
			1	0	Monitor Terminal = SMT
			1	1	SMT/SRT
MSEL0	TI		Mode Select 0. T MSEL1 for proper		gnificant bit for the mode select. (See

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-92118
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		F	31

## TABLE III. Pin descriptions - Continued.

查遍版962-	9 <b>2111/1<sub>1</sub>8</b> 0 <u>3</u> Q	XActterize	Description		
Control signals - Continued.					
TCLK	TI	1	Timer Clock. This internal timer is a 16-bit counter with a 64 $\mu$ s resolution when using the 24 MHz input clock. For different applications, the user may input a clock (0-60 MHz) to establish the timer resolution. (Duty Cycle = 50% $\pm$ 10%).		
A/B STD	TUI		Millitary Standard A or B. This pin defines whether the device will be used a MIL-STD-1553A or 1553B mode of operation.		
LOCK	TUI	AL	Lock. This pin, when set active, prevents software changes to both the RT address, A/ $\overline{B}$ STD, and mode select.		
			Status signals		
TERACT	то	AL	Terminal Active. This output pin indicates that the terminal is actively processing a 1553 command.		
TIMERONA	ТО	AL	Timer On A. This is a 800 $\mu$ s fail-safe transmitter enable timer for channel A. This ouput is reset on receipt of a new command or after 760 $\mu$ s.		
TIMERONB	ТО	AL	Timer On B. This is a 800 $\mu$ s fail-safe transmitter enable timer for channel B. This ouput is reset on receipt of a new command or after 760 $\mu$ s.		
MSG_INT	TTO <u>3</u> /	AL	Message Interrupt. This pin is active for three clock cycles (i. e., 125 ns pulse) upon the occurrence of interrupt events which are enabled.		
YF_INT	TTO <u>3</u> /	AL	YOU Failed Interrupt. This pin is active for three clock cycles (i. e., 125 ns pulse) upon the occurrence of interrupt events which are enabled.		
READY	ТО	AL	Ready. This signal indicates the device has completeed initialization or BIT, and regular execution may begin.		
	Power/Ground				
V <sub>DD</sub>			+5 Volt Power (± 10%)		
V <sub>SS</sub>			Digital ground.		

1/ TO = TTL output TTB = Three-state TTL bidirectional

CI = CMOS input

TUI = TTL input (internally pulled high)

TI = TTL input

TTO = Three-state TTL output

 $\underline{2}$ / AH = Active high AL = Active low

3/ High impedance and active low.


STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-92118
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		G	32

## 查询"5962-9211803QXA"供应商ENDIX A FORMS A PART OF SMD 5962-92118

#### 10. SCOPE

10.1 <u>Scope</u>. This appendix establishes minimum requirements for microcircuit die to be supplied under the Qualified Manufacturers List (QML) Program. QML microcircuit die meeting the requirements of MIL-PRF-38535 and the manufacturers approved QML plan for use in monolithic microcircuits, multichip modules (MCMs), hybrids, electronic modules, or devices using chip and wire designs in accordance with MIL-PRF-38534 are specified herein. Two product assurance classes consisting of military high reliability (device class Q) and space application (device Class V) are reflected in the Part or Identification Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.

10.2 PIN. The PIN is as shown in the following example:



10.2.1 RHA designator. Device classes Q and V RHA identified die shall meet the MIL-PRF-38535 specified RHA levels. A dash (-) indicates a non-RHA die.

10.2.2 Device type(s). The device type(s) shall identify the circuit function as follows:

Device type 1/	Generic number	Circuit function
01	UT69151	MIL-STD-1553 bus controller, remote terminal, monitor interface
02	UT69151E	MIL-STD-1553 bus controller, remote terminal, monitor interface radiation hardened
03	UT69151E	MIL-STD-1553 bus controller, remote terminal, monitor interface

#### 10.2.3 Device class designator.

Device class Device requirements documentation

Q or V Certification and qualification to the die requirements of MIL-PRF-38535

10.2.4 Die code. The die code designator shall be a number 9 for all devices supplied as die only with no case outline.

10.2.5. <u>Die Details</u>. The die details designation shall be a unique letter which designates the die's physical dimensions, bonding pad location(s) and related electrical function(s), interface materials, and other assembly related information, for each product and variant supplied to this appendix.

#### 10.2.5.1 Die physical dimensions.

Die type Figure number
02 A-1

1/ Device types 01 and 03 are not available as QML die only.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-92118
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		E	33

## 查询"5962-9211803QXA"供应商ENDIX A FORMS A PART OF SMD 5962-92118

#### 10.2.5.2 Die bonding pad locations and electrical functions.

Die type Figure number

02 A-1

10.2.5.3 Interface materials.

Die type Figure number

02 A-1

10.2.5.4 Assembly related information.

Die type Figure number

02 A-1

10.3. Absolute maximum ratings.

See paragraph 1.3 within the body of this drawing for details.

10.4 Recommended operating conditions.

See paragraph 1.4 within the body of this drawing for details.

- 20. APPLICABLE DOCUMENTS.
- 20.1 <u>Government specifications, standards, bulletin, and handbooks</u>. Unless otherwise specified, the following specifications, standards, bulletin, and handbook of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

**SPECIFICATION** 

**MILITARY** 

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

**STANDARDS** 

**MILITARY** 

MIL-STD-883 - Test Methods and Procedures for Microelectronics.

**HANDBOOK** 

**MILITARY** 

MIL-HDBK-103 - List of Standard Microcircuit Drawings (SMD's).

(Copies of the specification, standards, bulletin, and handbook required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity).

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-92118
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		E	34

## 查询"5962-9211803QXA"供应窗ENDIX A FORMS A PART OF SMD 5962-92118

20.2. Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

#### 30. REQUIREMENTS

- 30.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not effect the form, fit or function as described herein.
- 30.2 <u>Design, construction and physical dimensions</u>. The design, construction and physical dimensions shall be as specified in MIL-PRF-38535 and the manufacturer's QM plan, for device classes Q and V and herein.
- 30.2.1 Die physical dimensions. The die physical dimensions shall be as specified in 10.2.5.1 and on figure A-1.
- 30.2.2 <u>Die bonding pad locations and electrical functions</u>. The die bonding pad locations and electrical functions shall be as specified in 10.2.5.2 and on figure A-1.
  - 30.2.3 Interface materials. The interface materials for the die shall be as specified in 10.2.5.3 and on figure A-1.
  - 30.2.4 Assembly related information. The assembly related information shall be as specified in 10.2.5.4 and figure A-1.
- 30.3 <u>Electrical performance characteristics and post-irradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and post-irradiation parameter limits are as specified in table IA of the body of this document.
- 30.4 <u>Electrical test requirements</u>. The test requirements shall include functional and parametric testing sufficient to make the packaged die capable of meeting the electrical performance requirements in table IA.
- 30.5 <u>Marking</u>. As a minimum, each unique lot of die, loaded in single or multiple stack of carriers, for shipment to a customer, shall be identified with the wafer lot number, the certification mark, the manufacturer's identification and the PIN listed in 10.2 herein. The certification mark shall be a "QML" or "Q" as required by MIL-PRF-38535.
- 30.6 <u>Certification of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 60.4 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this appendix shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and the requirements herein.
- 30.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 shall be provided with each lot of microcircuit die delivered to this drawing.

#### 40. QUALITY ASSURANCE PROVISIONS

- 40.1 <u>Sampling and inspection</u>. For device classes Q and V, die sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modifications in the QM plan shall not effect the form, fit or function as described herein.
- 40.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and as defined in the manufacturer's QM plan. As a minimum it shall consist of:
  - a) Wafer lot acceptance for Class V product using the criteria defined within MIL-STD-883 test method 5007.
  - b) 100% wafer probe (see paragraph 30.4).

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-92118
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		E	35

## 查询"5962-9211803QXA"供应商ENDIX A FORMS A PART OF SMD 5962-92118

 c) 100% internal visual inspection to the applicable class Q or V criteria defined within MIL-STD-883 test method 2010 or the alternate procedures allowed within MIL-STD-883 test method 5004.

### 40.3 Conformance inspection

- 40.3.1 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be identified as radiation assured (see 30.5 herein). RHA levels for device classes Q and V shall be as specified in MIL-PRF-38535. End point electrical testing of packaged die shall be as specified in table IIA herein.
  - 50. Die carrier
- 50.1 <u>Die carrier requirements</u>. The requirements for the die carrier shall be accordance with the manufacturer's QM plan or as specified in the purchase order by the acquiring activity. The die carrier shall provide adequate physical, mechanical and electrostatic protection.
  - 60. NOTES
- 60.1 <u>Intended use</u>. Microcircuit die conforming to this drawing are intended for use in microcircuits built in accordance with MIL-PRF-38535 or MIL-PRF-38534 for government microcircuit applications (original equipment), design applications and logistics purposes.
- 60.2 <u>Comments</u>. Comments on this appendix should be directed to DSCC-VA, Columbus, Ohio, 43216-5000 or telephone (614) 692-0674.
- 60.3 <u>Abbreviations, symbols and definitions</u>. The abbreviations, symbols, and definitions used herein are defined within MIL-PRF-38535 and MIL-STD-1331.
- 60.4 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed within QML-38535 have submitted a certificate of compliance (see 30.6 herein) to DSCC-VA and have agreed to this drawing.

Die bonding pad locations and electrical functions

Die physical dimensions. Die size: 495 mils x 495 mils. Die thickness: 17.5  $\pm 1$  mils.

Interface materials.

Top metallization: Si Al Cu 9 kA-12.5 kA Backside metallization: None: Backgrind

Glassivation. Type: PSG

Thickness: 9 kA / ±11 kA

Substrate: EPI on single crystal silicon Substrate potential: Tied to  $V_{\text{DD}}$  Special assembly instructions: None

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-92118
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		E	36

## 查询"5962-9211803QXA"供应商ENDIX A FORMS A PART OF SMD 5962-92118

Die bonding pad locations and electrical functions

PAD	XCENTER	YCENTER	PAD NAME
1	0.2173	0.2406	$V_{DD}$
2	0.2110	0.2406	$V_{SS}$
3	0.2047	0.2406	No connect
4	0.1984	0.2406	RCS
5	0.1921	0.2406	No connect
6	0.1858	0.2406	TCLK
7	0.1795	0.2406	No connect
8	0.1732	0.2406	DTACK
9	0.1669	0.2406	No connect
10	0.1606	0.2406	No connect
11	0.1543	0.2406	D15
12	0.1480	0.2406	No connect
13	0.1417	0.2406	D14
14	0.1354	0.2406	No connect
15	0.1291	0.2406	D13
16	0.1228	0.2406	No connect
17	0.1165	0.2406	$V_{DDQ}$
18	0.1102	0.2406	$V_{SSQ}$
19	0.1039	0.2406	$V_{DD}$
20	0.0976	0.2406	V <sub>SS</sub>
21	0.0913	0.2406	No connect
22	0.0850	0.2406	D12
23	0.0787	0.2406	No coonect
24	0.0724	0.2406	D11
25	0.0661	0.2406	No connect
26	0.0598	0.2406	No connect
27	0.0535	0.2406	No connect
28	0.0472	0.2406	No connect
29	0.0410	0.2406	No connect
30	0.0347	0.2406	D10
31	0.0284	0.2406	No connect
32	0.0221	0.2406	D9
33	0.0158	0.2406	No connect
34	0.0095	0.2406	$V_{SSQ}$
35	0.0031	0.2406	V <sub>SS</sub>
36	-0.0032	0.2406	$V_{DD}$
37	-0.0095	0.2406	$V_{DDQ}$
38	-0.0158	0.2406	No connect
39	-0.0221	0.2406	D8
40	-0.0284	0.2406	No connect

NOTE: The die center is the coordinate origin (0,0).

### FIGURE A-1

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-92118
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		E	37

## 查询"5962-9211803QXA"供应商ENDIX A FORMS A PART OF SMD 5962-92118

Die bonding pad locations and electrical functions

PAD	XCENTER	YCENTER	PAD NAME
41	-0.0346	0.2406	D7
42	-0.0409	0.2406	No connect
43	-0.0472	0.2406	No connect
44	-0.0535	0.2406	No connect
45	-0.0598	0.2406	No connect
46	-0.0661	0.2406	No connect
47	-0.0724	0.2406	D6
48	-0.0787	0.2406	No connect
49	-0.0850	0.2406	D5
50	-0.0913	0.2406	No connect
51	-0.0976	0.2406	$V_{\mathtt{SS}}$
52	-0.1039	0.2406	$V_DD$
53	-0.1102	0.2406	$V_{SSQ}$
54	-0.1165	0.2406	$V_{DDQ}$
55	-0.1228	0.2406	No connect
56	-0.1291	0.2406	D4
57	-0.1354	0.2406	No connect
58	-0.1417	0.2406	D3
59	-0.1480	0.2406	No connect
60	-0.1543	0.2406	No connect
61	-0.1606	0.2406	No connect
62	-0.1669	0.2406	No connect
63	-0.1732	0.2406	No connect
64	-0.1795	0.2406	D2
65	-0.1858	0.2406	No connect
66	-0.1921	0.2406	D1
67	-0.1984	0.2406	No connect
68	-0.2047	0.2406	D0
69	-0.2110	0.2406	$V_{SS}$
70	-0.2173	0.2406	$V_{DD}$
71	-0.2349	0.2173	$V_{SSQ}$
72	-0.2349	0.2110	$V_{DDQ}$
73	-0.2349	0.2047	TIMERONA
74	-0.2349	0.1984	No connect
75	-0.2349	0.1921	TA
76	-0.2349	0.1858	No connect
77	-0.2349	0.1795	TA
78	-0.2349	0.1732	No connect
79	-0.2349	0.1669	BA
80	-0.2349	0.1606	No connect
	0.20-0	0.1000	1.10 GOTTILGOC

NOTE: The die center is the coordinate origin (0,0).

### FIGURE A-1

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-92118
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		E	38

## 查询"5962-9211803QXA"供应商ENDIX A FORMS A PART OF SMD 5962-92118

Die bonding pad locations and electrical functions

PAD	XCENTER	YCENTER	PAD NAME
81	-0.2349	0.1543	No connect
82	-0.2349	0.1480	No connect
83	-0.2349	0.1417	RA
84	-0.2349	0.1354	No connect
85	-0.2349	0.1291	TIMERONB
86	-0.2349	0.1228	No connect
87	-0.2349	0.1165	Vss
88	-0.2349	0.1102	V <sub>DD</sub>
89	-0.2349	0.1039	$V_{SSQ}$
90	-0.2349	0.0976	V <sub>DDQ</sub>
91	-0.2349	0.0913	No connect
92	-0.2349	0.0850	TB
93	-0.2349	0.0787	No connect
94	-0.2349	0.0724	ТВ
95	-0.2349	0.0661	No connect
96	-0.2349	0.0598	No connect
97	-0.2349	0.0535	No connect
98	-0.2349	0.0472	No connect
99	-0.2349	0.0409	No connect
100	-0.2349	0.0347	RB
101	-0.2349	0.0284	No connect
102	-0.2349	0.0221	RB
103	-0.2349	0.0158	No connect
104	-0.2349	0.0095	$V_{SSQ}$
105	-0.2349	0.0032	$V_{SS}$
106	-0.2349	-0.0032	$V_{DD}$
107	-0.2349	-0.0095	$V_{DDQ}$
108	-0.2349	-0.0158	No connect
109	-0.2349	-0.0221	TERACT
110	-0.2349	-0.0284	No connect
111	-0.2349	-0.0374	READY
112	-0.2349	-0.0409	No connect
113	-0.2349	-0.0472	No connect
114	-0.2349	-0.0535	No connect
115	-0.2349	-0.0598	No connect
116	-0.2349	-0.0661	No connect
117	-0.2349	-0.0724	SSYSF
118	-0.2349	-0.0787	No connect
119	-0.2349	-0.0850	RTA4
120	-0.2349	-0.0913	No connect

NOTE: The die center is the coordinate origin (0,0).

### FIGURE A-1

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-92118
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		E	39

## 查询"5962-9211803QXA"供应商ENDIX A FORMS A PART OF SMD 5962-92118

Die bonding pad locations and electrical functions

PAD	XCENTER	YCENTER	PAD NAME
121	-0.2349	-0.0976	$V_{DDQ}$
122	-0.2349	-0.1039	$V_{ m SSQ}$
123	-0.2349	-0.1102	$V_{DD}$
124	-0.2349	-0.1165	$V_{SS}$
125	-0.2349	-0.1228	No connect
126	-0.2349	-0.1291	RTA3
127	-0.2349	-0.1354	No connect
128	-0.2349	-0.1417	RTA2
129	-0.2349	-0.1480	No connect
130	-0.2349	-0.1543	No connect
131	-0.2349	-0.1606	No connect
132	-0.2349	-0.1669	No connect
133	-0.2349	-0.1732	No connect
134	-0.2349	-0.1795	RTA1
135	-0.2349	-0.1858	No connect
136	-0.2349	-0.1921	RTA0
137	-0.2349	-0.1984	No connect
138	-0.2349	-0.2047	RTPTY
139	-0.2349	-0.2110	$V_{DDQ}$
140	-0.2349	-0.2173	$V_{SSQ}$
141	-0.2173	-0.2406	$V_{DD}$
142	-0.2110	-0.2406	$V_{SS}$
143	-0.2047	-0.2406	LOCK
144	-0.1984	-0.2406	No connect
145	-0.1921	-0.2406	A∕B̄ STD
146	-0.1858	-0.2406	No connect
147	-0.1795	-0.2406	No connect
148	-0.1732	-0.2406	No connect
149	-0.1669	-0.2406	No connect
150	-0.1606	-0.2406	No connect
151	-0.1543	-0.2406	MSEL1
152	-0.1480	-0.2406	No connect
153	-0.1417	-0.2406	MSEL0
154	-0.1354	-0.2406	No connect
155	-0.1291	-0.2406	MRST
156	-0.1228	-0.2406	No connect
157	-0.1165	-0.2406	$V_{DDQ}$
158	-0.1102	-0.2406	V <sub>SSQ</sub>
159	-0.1039	-0.2406	$V_{DD}$
160	-0.0976	-0.2406	V <sub>SS</sub>

NOTE: The die center is the coordinate origin (0,0).

### FIGURE A-1

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-92118
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		E	40

## 查询"5962-9211803QXA"供应商ENDIX A FORMS A PART OF SMD 5962-92118

Die bonding pad locations and electrical functions

161       -0.0913       -0.2406       No connect         162       -0.0850       -0.2406       No connect         163       -0.0787       -0.2406       No connect         164       -0.0724       -0.2406       No connect	
163 -0.0787 -0.2406 No connect 164 -0.0724 -0.2406 No connect	
164 -0.0724 -0.2406 No connect	
· ·	
1 165 0.0661 0.0406 No	
165 -0.0661 -0.2406 No connect	
166 -0.0598 -0.2406 No connect	
167 -0.0535 -0.2406 No connect	
168 -0.0472 -0.2406 No connect	
169 -0.0409 -0.2406 TRS	
170 -0.0347 -0.2406 TDO	
171 -0.0284 -0.2406 TDI	
172 -0.0221 -0.2406 TMS	
173 -0.0158 -0.2406 TCK	
174 -0.0095 -0.2406 V <sub>DDQ</sub>	
175 -0.0032 -0.2406 V <sub>DD</sub>	
176 0.0032 -0.2406 V <sub>SS</sub>	
177 0.0095 -0.2406 V <sub>SSQ</sub>	
178 0.0158 -0.2406 <u>No connect</u>	
179 0.0221 -0.2406 DMAR	
180 0.0284 -0.2406 No connect	
181 0.0347 -0.2406 DMAG	
182 0.0409 -0.2406 No connect	
183 0.0472 -0.2406 No connect	
184 0.0535 -0.2406 No connect	
185 0.0598 -0.2406 No connect	
186 0.0661 -0.2406 No connect	
187 0.0724 -0.2406 DMACK	
188 0.0787 -0.2406 No connect	
189 0.0850 -0.2406 <u>MSG_INT</u>	
190 0.0913 -0.2406 No connect	
191 0.0976 -0.2406 V <sub>SS</sub>	
192 0.1039 -0.2406 V <sub>DD</sub>	
193 0.1102 -0.2406 V <sub>SSQ</sub>	
194 0.1165 -0.2406 V <sub>DDQ</sub>	
195 0.1228 -0.2406 No connect	
196 0.1291 -0.2406 <u>YF_INT</u>	
197 0.1354 -0.2406 <u>No connect</u>	
198 0.1417 -0.2406 AUTOEN	
199 0.1480 -0.2406 No connect	
200 0.1543 -0.2406 No connect	

NOTE: The die center is the coordinate origin (0,0).

### FIGURE A-1

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-92118
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		E	41

## 查询"5962-9211803QXA"供应商ENDIX A FORMS A PART OF SMD 5962-92118

Die bonding pad locations and electrical functions

PAD	XCENTER	YCENTER	PAD NAME
201	0.1606	-0.2406	No connect
202	0.1669	-0.2406	No connect
203	0.1732	-0.2406	No connect
204	0.1795	-0.2406	ROMEN
205	0.1858	-0.2406	No connect
206	0.1921	-0.2406	<del>CS</del>
207	0.1984	-0.2406	No connect
208	0.2047	-0.2406	RD/WR
209	0.2110	-0.2406	Vss
210	0.2173	-0.2406	V <sub>DD</sub>
211	0.2349	-0.2173	V <sub>SSQ</sub>
212	0.2349	-0.2110	V <sub>DDQ</sub>
213	0.2349	-0.2047	A15
214	0.2349	-0.1984	No connect
215	0.2349	-0.1921	A14
216	0.2349	-0.1858	No connect
217	0.2349	-0.1795	A13
218	0.2349	-0.1732	No connect
219	0.2349	-0.1669	No connect
220	0.2349	-0.1606	No connect
221	0.2349	-0.1543	A12
222	0.2349	-0.1480	No connect
223	0.2349	-0.1417	A11
224	0.2349	-0.1354	No connect
225	0.2349	-0.1291	A10
226	0.2349	-0.1228	No connect
227	0.2349	-0.1165	V <sub>SS</sub>
228	0.2349	-0.1102	V <sub>DD</sub>
229	0.2349	-0.1039	V <sub>SSQ</sub>
230	0.2349	-0.0976	$V_{DDQ}$
231 232	0.2349 0.2349	-0.0913	No connect A9
232		-0.0850	
233	0.2349 0.2349	-0.0787 0.0734	No connect A8
234	0.2349 0.2349	-0.0724 -0.0661	No connect
235	0.2349 0.2349	-0.0661 -0.0598	No connect
236	0.2349	-0.0598 -0.0535	No connect
237	0.2349 0.2349	-0.0535 -0.0472	No connect
239	0.2349	-0.0472 -0.0409	No connect
240	0.2349	-0.0409	A7
	0.2070	0.0077	TM

NOTE: The die center is the coordinate origin (0,0).

### FIGURE A-1

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-92118
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		E	42

## 查询"5962-9211803QXA"供应商ENDIX A FORMS A PART OF SMD 5962-92118


Die bonding pad locations and electrical functions

PAD	XCENTER	YCENTER	PAD NAME
241	0.2349	-0.0284	No connect
242	0.2349	-0.0221	MHz24
243	0.2349	-0.0158	No connect
244	0.2349	-0.0095	$V_{DDQ}$
245	0.2349	-0.0032	$V_{DD}$
246	0.2349	0.0032	$V_{SS}$
247	0.2349	0.0095	$V_{SSQ}$
248	0.2349	0.0158	No connect
249	0.2349	0.0221	A6
250	0.2349	0.0284	No connect
251	0.2349	0.0347	A5
252	0.2349	0.0409	No connect
253	0.2349	0.0472	No connect
254	0.2349	0.0535	No connect
255	0.2349	0.0598	No connect
256	0.2349	0.0661	No connect
257	0.2349	0.0724	A4
258	0.2349	0.0787	No connect
259	0.2349	0.0850	A3
260	0.2349	0.0913	No connect
261	0.2349	0.0976	$V_{DDQ}$
262	0.2349	0.1039	$V_{SSQ}$
263	0.2349	0.1102	$V_{DD}$
264	0.2349	0.1165	$V_{SS}$
265	0.2349	0.1228	No connect
266	0.2349	0.1291	A2
267	0.2349	0.1354	No connect
268	0.2349	0.1417	A1
269	0.2349	0.1480	No connect
270	0.2349	0.1543	No connect
271	0.2349	0.1606	No connect
272	0.2349	0.1669	No connect
273	0.2349	0.1732	No connect
274	0.2349	0.1795	A0
275	0.2349	0.1858	No connect
276	0.2349	0.1921	RWR
277	0.2349	0.1984	No connect
278	0.2349	0.2047	RRD
279	0.2349	0.2110	$V_{DDQ}$
280	0.2349	0.2173	$V_{SSQ}$

NOTE: The die center is the coordinate origin (0,0).

### FIGURE A-1

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-92118
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		E	43



# 查询"5962-9211803QXA"供应商NDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 99-05-26

Approved sources of supply for SMD 5962-92118 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and/or QML-38535 during the next revision. MIL-HDBK-103 and/or QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This bulletin is superseded by the next dated revision of MIL-HDBK-103 and/or QML-38535.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962-9211801MXA	<u>3</u> /	
5962-9211801MXC	<u>3</u> /	
5962-9211801MYA	<u>3</u> /	
5962-9211801MYC	<u>3</u> /	
5962H9211802QXA	65342	UT69151EGBAH
5962H9211802QXC	65342	UT69151EGBCH
5962H9211802QYA	65342	UT69151EWBAH
5962H9211802QYC	65342	UT69151EWBCH
5962H9211802QZA	65342	UT69151EFBAH
5962H9211802QZC	65342	UT69151EFBCH
5962H9211802VXA	65342	UT69151EGSAH
5962H9211802VXC	65342	UT69151EGSCH
5962H9211802VYA	65342	UT69151EWSAH
5962H9211802VYC	65342	UT69151EWSCH
5962H9211802VZA	65342	UT69151EFSAH
5962H9211802VZC	65342	UT69151EFSCH
5962H9211802Q9A	65342	UT69151E-Q DIE
5962H9211802V9A	65342	UT69151E-V DIE
5962-9211803QXA	65342	UT69151EGBA
5962-9211803QXC	65342	UT69151EGBC
5962-9211803QYA	65342	UT69151EWBA
5962-9211803QYC	65342	UT69151EWBC

See footnotes at end of table.

# 查询"5962-9211803QXA"供应商 STANDARD MICROCIRCUIT DRAWING BULLETIN - Continued.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962-9211803QZA	65342	UT69151EFBA
5962-9211803QZC	65342	UT69151EFBC

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed, contact the vendor to determine its availability.
- 2/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
- 3/ No longer available from an approved source of supply.

Vendor CAGE number

Vendor name and address

65342

UTMC Microelectronics System Inc. 4350 Centennial Boulevard Colorado Springs, Colorado 80907-3486

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.