

4519 Group User's Manual

RENESAS 4-BIT CISC SINGLE-CHIP MICROCOMPUTER 720 FAMILY / 4500 SERIES

Before using this material, please visit our website to confirm that this is the most current document available.

Rev. 1.00 Revision date: Aug 06, 2004 RenesasTechnology www.renesas.com

Keep safety first in your circuit designs!

 Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
- 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

- 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
- 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

Any diversion or reexport contrary to the export control laws and regulations of Japan and/ or the country of destination is prohibited.

8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.

REVISION HISTORY

4519 Group User's Manual

Rev.	Date		Description			
		Page	Summary			
1.00	Aug 06, 2004		First edition issued			
	0					
1						
1						
1						

BEFORE USING THIS USER'S MANUAL

This user's manual consists of the following three chapters. Refer to the chapter appropriate to your conditions, such as hardware design or software development.

1. Organization

• CHAPTER 1 HARDWARE This chapter describes features of the microcomputer and operation of each peripheral function.

• CHAPTER 2 APPLICATION

This chapter describes usage and application examples of peripheral functions, based mainly on setting examples of related registers.

• CHAPTER 3 APPENDIX

This chapter includes necessary information for systems development using the microcomputer, such as the electrical characteristics, the list of registers.

As for the Mask ROM confirmation form, the ROM programming confirmation form, and the Mark specification form which are to be submitted when ordering, refer to the "Renesas Technology Corp." Hompage (http://www.renesas.com/en/rom).

As for the Development tools and related documents, refer to the Product Info - 4519 Group (http:// www.renesas.com/eng/products/mpumcu/specific/lcd_mcu/expand/e4519.htm) of "Renesas Technology Corp." Homepage.

Table of contents

CHAPTER 1 HARDWARE

DESCRIPTION	1-2
FEATURES	
APPLICATION	1-2
PIN CONFIGURATION	1-2
BLOCK DIAGRAM	1-3
PERFORMANCE OVERVIEW	1-4
PIN DESCRIPTION	
MULTIFUNCTION	
DEFINITION OF CLOCK AND CYCLE	1-6
PORT FUNCTION	1-7
CONNECTIONS OF UNUSED PINS	1-8
PORT BLOCK DIAGRAMS	
FUNCTION BLOCK OPERATIONS	1-17
CPU	
PROGRAM MEMORY (ROM)	1-20
DATA MEMORY (RAM)	1-21
INTERRUPT FUNCTION	1-22
EXTERNAL INTERRUPTS	1-26
TIMERS	1-31
WATCHDOG TIMER	
A/D CONVERTER (COMPARATOR)	1-47
SERIAL I/O	1-53
RESET FUNCTION	
VOLTAGE DROP DETECTION CIRCUIT	1-62
RAM BACK-UP MODE	1-63
CLOCK CONTROL	
ROM ORDERING METHOD	
LIST OF PRECAUTIONS	1-72
CONTROL REGISTERS	1-78
INSTRUCTIONS	1-85
SYMBOL	
INDEX LIST OF INSTRUCTION FUNCTION	
MACHINE INSTRUCTIONS (INDEX BY ALPHABET)	
MACHINE INSTRUCTIONS (INDEX BY TYPES)	
INSTRUCTION CODE TABLE	1-146
BUILT-IN PROM VERSION	1-148



CHAPTER 2 APPLICATION

2.1 I/O pins	2-2
2.1.1 I/O ports	2-2
2.1.2 Related registers	2-6
2.1.3 Port application examples	2-12
2.1.4 Notes on use	2-13
2.2 Interrupts	2-15
2.2.1 Interrupt functions	
2.2.2 Related registers	
2.2.3 Interrupt application examples	
2.2.4 Notes on use	2-30
2.3 Timers	-
2.3.1 Timer functions	2-31
2.3.2 Related registers	
2.3.3 Timer application examples	2-37
2.3.4 Notes on use	2-50
2.4 A/D converter	
2.4.1 Related registers	
2.4.2 A/D converter application examples	
2.4.3 Notes on use	
2.5 Serial I/O	
2.5.1 Serial I/O functions	
2.5.2 Related registers	
2.5.3 Operation description	
2.5.4 Serial I/O application example	
2.5.5 Notes on use	
2.6 Reset	
2.6.1 Reset circuit	-
2.6.2 Internal state at reset	
2.6.3 Notes on use	
2.7 Voltage drop detection circuit	
2.8 RAM back-up	
2.8.1 RAM back-up mode	
2.8.2 Related registers	
2.8.3 Notes on use	
2.9 Oscillation circuit	
2.9.1 Oscillation operation	
2.9.2 Related register	
2.9.3 Notes on use	2-81



CHAPTER 3 APPENDIX

3.1 Electrical characteristics	3-2
3.1.1 Absolute maximum ratings	
3.1.2 Recommended operating conditions	3-3
3.1.3 Electrical characteristics	3-6
3.1.4 A/D converter recommended operating conditions	3-8
3.1.5 Voltage drop detection circuit characteristics	3-10
3.1.6 Basic timing diagram	3-10
3.2 Typical characteristics	3-11
3.3 List of precautions	
3.3.1 Program counter	3-12
3.3.2 Stack registers (SKs)	
3.3.3 Notes on I/O port	
3.3.4 Notes on interrupt	3-14
3.3.5 Notes on timer	3-15
3.3.6 Notes on A/D conversion	
3.3.7 Notes on serial I/O	3-18
3.3.8 Notes on reset	
3.3.9 Notes on RAM back-up	
3.3.10 Notes on clock control	
3.3.11 Electric characteristic differences between Mask ROM and One Time PROM version MCU	
3.3.12 Note on Power Source Voltage	3-20
3.4 Notes on noise	
3.4.1 Shortest wiring length	
3.4.2 Connection of bypass capacitor across Vss line and VDD line	
3.4.3 Wiring to analog input pins	3-24
3.4.4 Oscillator concerns	3-24
3.4.5 Setup for I/O ports	3-25
3.4.6 Providing of watchdog timer function by software	
3.5 Package outline	3-27



List of figures

CHAPTER 1 HARDWARE

Fig. 1 AMC instruction execution example	1-17
Fig. 2 RAR instruction execution example	1-17
Fig. 3 Registers A, B and register E	1-17
Fig. 4 TABP p instruction execution example	1-17
Fig. 5 Stack registers (SKs) structure	
Fig. 6 Example of operation at subroutine call	1-18
Fig. 7 Program counter (PC) structure	
Fig. 8 Data pointer (DP) structure	
Fig. 9 SD instruction execution example	1-19
Fig. 10 ROM map of M34519M8/E8	
Fig. 11 Page 1 (addresses 008016 to 00FF16) structure	1-20
-ig. 12 RAM map	1-21
ig. 13 Program example of interrupt processing	1-23
ig. 14 Internal state when interrupt occurs	1-23
-ig. 15 Interrupt system diagram	1-23
Fig. 16 Interrupt sequence	1-25
Fig. 17 External interrupt circuit structure	
Fig. 18 External 0 interrupt program example-1	
Fig. 19 External 0 interrupt program example-2	
-ig. 20 External 0 interrupt program example-3	
ig. 21 External 1 interrupt program example-1	
ig. 22 External 1 interrupt program example-2	
ig. 23 External 1 interrupt program example-3	
Fig. 24 Auto-reload function	
ig. 25 Timer structure (1)	
ig. 26 Timer structure (2)	
ig. 27 Period measurement circuit program example	
Fig. 28 Period measurement circuit program example	
Fig. 29 Timer 4 operation (reload register R4L: "0316", R4H: "0216")	
Fig. 30 CNTR1 output auto-control function by timer 3 Fig. 31 Timer 4 count start/stop timing	
Fig. 32 Watchdog timer function	
Fig. 33 Program example to start/stop watchdog timer	
Fig. 34 Program example to enter the mode when using the watchdog timer	
Fig. 35 A/D conversion circuit structure	
Fig. 36 A/D conversion timing chart	
Fig. 37 Setting registers	
Fig. 38 Comparator operation timing chart	
Fig. 39 Definition of A/D conversion accuracy	
Fig. 40 Serial I/O structure	
Fig. 41 Serial I/O register state when transferring	
Fig. 42 Serial I/O connection example	
Fig. 43 Timing of serial I/O data transfer	
Fig. 44 Reset release timing	
Fig. 45 RESET pin input waveform and reset operation	
Fig. 46 Structure of reset pin and its peripherals, and power-on reset operation	
Fig. 47 Internal state at reset 1	



Fig. 48 Internal state at reset 2	
Fig. 49 Voltage drop detection reset circuit	
Fig. 50 Voltage drop detection circuit operation waveform	
Fig. 51 State transition	
Fig. 52 Set source and clear source of the P flag	
Fig. 53 Start condition identified example using the SNZP instruction	
Fig. 54 Clock control circuit structure	
Fig. 55 Switch to ceramic resonance/RC oscillation/quartz-crystal oscillation	
Fig. 56 Handling of XIN and XOUT when operating on-chip oscillator	
Fig. 57 Ceramic resonator external circuit	
Fig. 58 External RC oscillation circuit	
Fig. 59 External quartz-crystal circuit	
Fig. 60 External clock input circuit	
Fig. 61 Period measurement circuit program example	
Fig. 62 External 0 interrupt program example-1	
Fig. 63 External 0 interrupt program example-2	
Fig. 64 External 0 interrupt program example-3	
Fig. 65 External 1 interrupt program example-1	
Fig. 66 External 1 interrupt program example-2	
Fig. 67 External 1 interrupt program example-3	
Fig. 68 A/D converter program example-3	
Fig. 69 Analog input external circuit example-1	
Fig. 70 Analog input external circuit example-2	
Fig. 71 Pin configuration of built-in PROM version	1-148
Fig. 72 PROM memory map	
Fig. 73 Flow of writing and test of the product shipped in blank	1-149

CHAPTER 2 APPLICATION

Fig. 2.1.1 Key input by key scan	2-12
Fig. 2.1.2 Key scan input timing	2-12
Fig. 2.2.1 External 0 interrupt operation example	2-22
Fig. 2.2.2 External 0 interrupt setting example	2-23
Fig. 2.2.3 External 1 interrupt operation example	
Fig. 2.2.4 External 1 interrupt setting example	2-25
Fig. 2.2.5 Timer 1 constant period interrupt setting example	2-26
Fig. 2.2.6 Timer 2 constant period interrupt setting example	2-27
Fig. 2.2.7 Timer 3 constant period interrupt setting example	2-28
Fig. 2.2.8 Timer 4 constant period interrupt setting example	2-29
Fig. 2.3.1 Peripheral circuit example	2-37
Fig. 2.3.2 Timer 4 operation	
Fig. 2.3.3 Watchdog timer function	2-39
Fig. 2.3.4 Constant period measurement setting example	
Fig. 2.3.5 CNTR0 output setting example	2-41
Fig. 2.3.6 CNTR0 input setting example	2-42
Fig. 2.3.7 Timer start by external input setting example	2-43
Fig. 2.3.8 PWM output control setting example	2-44
Fig. 2.3.9 Period measurement of CNTR0 pin input setting example (1)	2-45
Fig. 2.3.10 Period measurement of CNTR0 pin input setting example (2)	2-46
Fig. 2.3.11 Pulse width measurement of INTO pin input setting example (1)	2-47
Fig. 2.3.12 Pulse width measurement of INTO pin input setting example (2)	2-48
Fig. 2.3.13 Watchdog timer setting example	
Fig. 2.3.14 Period measurement circuit program example	2-51



Fig. 2.3.15 Count start time and count time when operation starts (PS, T1, T2 and	d T3) 2-51
Fig. 2.3.16 Count start time and count time when operation starts (T4)	2-51
Fig. 2.4.1 A/D converter structure	2-52
Fig. 2.4.2 A/D conversion mode setting example	2-55
Fig. 2.4.3 Analog input external circuit example-1	
Fig. 2.4.4 Analog input external circuit example-2	2-56
Fig. 2.4.5 A/D converter operating mode program example	
Fig. 2.5.1 Serial I/O block diagram	
Fig. 2.5.2 Serial I/O connection example	
Fig. 2.5.3 Serial I/O register state when transfer	
Fig. 2.5.4 Serial I/O transfer timing	2-61
Fig. 2.5.5 Setting example when a serial I/O of master side is not used	2-64
Fig. 2.5.6 Setting example when a serial I/O interrupt of slave side is used	2-65
Fig. 2.6.1 Structure of reset pin and its peripherals, and power-on reset operation	2-67
Fig. 2.6.2 Oscillation stabilizing time after system is released from reset	2-67
Fig. 2.6.3 Internal state at reset	
Fig. 2.6.4 Internal state at reset	2-69
Fig. 2.7.1 Voltage drop detection circuit	2-70
Fig. 2.7.2 Voltage drop detection circuit operation waveform example	
Fig. 2.8.1 State transition	2-71
Fig. 2.8.2 Start condition identified example	
Fig. 2.9.1 Structure of clock control circuit	2-79



CHAPTER 3 APPENDIX

Fig.	3.3.1	Period measurement circuit program example	3-16
Fig.	3.3.2	Count start time and count time when operation starts (PS, T1, T2 and T3)	3-16
Fig.	3.3.3	Count start time and count time when operation starts (T4)	3-16
Fig.	3.3.4	Analog input external circuit example-1	3-17
Fig.	3.3.5	Analog input external circuit example-2	3-17
Fig.	3.3.6	A/D converter operating mode program example	3-17
Fig.	3.4.1	Selection of packages	3-21
Fig.	3.4.2	Wiring for the RESET input pin	3-21
Fig.	3.4.3	Wiring for clock I/O pins	3-22
Fig.	3.4.4	Wiring for CNVss pin	3-22
Fig.	3.4.5	Wiring for the VPP pin of the built-in PROM version	3-23
Fig.	3.4.6	Bypass capacitor across the Vss line and the VDD line	3-23
Fig.	3.4.7	Analog signal line and a resistor and a capacitor	3-24
Fig.	3.4.8	Wiring for a large current signal line	3-24
Fig.	3.4.9	Wiring to a signal line where potential levels change frequently	3-25
Fig.	3.4.1	0 Vss pattern on the underside of an oscillator	3-25
Fig.	3.4.1	1 Watchdog timer by software	3-26



List of tables

CHAPTER 1 HARDWARE

Table Selection of system clock	
Table 1 ROM size and pages	
Table 2 RAM size	
Table 3 Interrupt sources	
Table 4 Interrupt request flag, interrupt enable bit and skip instruction	
Table 5 Interrupt enable bit function	
Table 6 Interrupt control registers	
Table 7 External interrupt activated conditions	
Table 8 External interrupt control register	
Table 9 Function related timers	
Table 10 Timer related registers	1-35
Table 11 A/D converter characteristics	
Table 12 A/D control registers	
Table 13 Change of successive comparison register AD during A/D conversion	
Table 14 Serial I/O pins	
Table 15 Serial I/O control register	1-53
Table 16 Processing sequence of data transfer from master to slave	
Table 17 Port state at reset	
Table 18 Voltage drop detection circuit operation state	
Table 19 Functions and states retained at RAM back-up	
Table 20 Return source and return condition	1-64
Table 21 Key-on wakeup control register, pull-up control register	
Table 22 Key-on wakeup control register, pull-up control register	1-67
Table 23 Clock control registers	1-71
Table 24 Product of built-in PROM version	
Table 25 Programming adapter	1-149

CHAPTER 2 APPLICATION

Table 2.1.1 Timer control register W4	2-6
Table 2.1.2 Timer control register W6	2-6
Table 2.1.3 Serial I/O control register J1	2-7
Table 2.1.4 A/D control register Q2	2-7
Table 2.1.5 Pull-up control register PU0	2-8
Table 2.1.6 Pull-up control register PU1	2-8
Table 2.1.7 Port output structure control register FR0	2-9
Table 2.1.8 Port output structure control register FR1	2-9
Table 2.1.9 Port output structure control register FR2	2-10
Table 2.1.10 Port output structure control register FR3	2-10
Table 2.1.11 Key-on wakeup control register K0	2-11
Table 2.1.12 Key-on wakeup control register K2	2-11
Table 2.1.13 Connections of unused pins	2-14
Table 2.2.1 Interrupt control register V1	2-18
Table 2.2.2 Interrupt control register V2	2-19
Table 2.2.3 Interrupt control register I1	2-19
Table 2.2.4 Interrupt control register I2	2-20
Table 2.3.1 Interrupt control register V1	2-32
Table 2.3.2 Interrupt control register V2	2-32



Table 2.3.3 Interrupt control register I1	
Table 2.3.4 Interrupt control register I2	
Table 2.3.5 Timer control register PA	
Table 2.3.6 Timer control register W1	
Table 2.3.7 Timer control register W2	
Table 2.3.8 Timer control register W3	
Table 2.3.9 Timer control register W4	
Table 2.3.10 Timer control register W5	
Table 2.3.11 Timer control register W6	2-36
Table 2.4.1 Interrupt control register V2	2-53
Table 2.4.2 A/D control register Q1	2-53
Table 2.4.3 A/D control register Q2	
Table 2.4.4 A/D control register Q3	2-54
Table 2.5.1 Interrupt control register V2	2-59
Table 2.5.2 Serial I/O mode register J1	2-59
Table 2.7.1 Voltage drop detection circuit operation state	2-70
Table 2.8.1 Functions and states retained at RAM back-up mode	2-72
Table 2.8.2 Return source and return condition	2-73
Table 2.8.3 Start condition identification	2-73
Table 2.8.4 Interrupt control register I1	2-74
Table 2.8.5 Interrupt control register I2	2-74
Table 2.8.6 Pull-up control register PU0	2-75
Table 2.8.7 Pull-up control register PU1	2-76
Table 2.8.8 Key-on wakeup control register K0	2-76
Table 2.8.9 Key-on wakeup control register K1	2-77
Table 2.8.10 Key-on wakeup control register K2	
Table 2.9.1 Clock control register MR	
Table 2.9.2 Clock control register RG	
-	

CHAPTER 3 APPENDIX

Table 3.1.1 Absolute maximum ratings	
Table 3.1.2 Recommended operating conditions 1	3-3
Table 3.1.3 Recommended operating conditions 2	
Table 3.1.4 Recommended operating conditions 3	
Table 3.1.5 Electrical characteristics 1	
Table 3.1.6 Electrical characteristics 2	
Table 3.1.7 A/D converter recommended operating conditions	
Table 3.1.8 A/D converter characteristics	3-9
Table 3.1.9 Voltage drop detection circuit characteristics	
Table 3.3.1 Connections of unused pins	3-13



CHAPTER 1

HARDWARE

DESCRIPTION FEATURES APPLICATION PIN CONFIGURATION BLOCK DIAGRAM PERFORMANCE OVERVIEW PIN DESCRIPTION FUNCTION BLOCK OPERATIONS ROM ORDERING METHOD LIST OF PRECAUTIONS CONTROL REGISTERS INSTRUCTIONS BUILT-IN PROM VERSION

DESCRIPTION

The 4519 Group is a 4-bit single-chip microcomputer designed with CMOS technology. Its CPU is that of the 4500 series using a simple, high-speed instruction set. The computer is equipped with serial I/O, four 8-bit timers (each timer has one or two reload registers), a 10-bit A/D converter, interrupts, and oscillation circuit switch function.

The various microcomputers in the 4519 Group include variations of the built-in memory size as shown in the table below.

FEATURES

- Minimum instruction execution time0.5 μs (at 6 MHz oscillation frequency, in XIN through-mode)
- Supply voltage

Mask ROM version 1.8 to 5.5 V One Time PROM version 2.5 to 5.5 V (It depends on operation source clock, oscillation frequency and operation mode)

Timers

Timer 1	8-bit timer with a reload register
Timer 2	8-bit timer with a reload register
Timer 3	8-bit timer with a reload register
Timer 3 8-bi	it timer with two reload registers

HARDWARE

- A/D converter 10-bit successive comparison method, 8ch


- •Clock generating circuit
- (ceramic resonator/RC oscillation/quartz-crystal oscillation/onchip oscillator)
- ●LED drive directly enabled (port D)

APPLICATION

Electrical household appliance, consumer electronic products, office automation equipment, etc.


Part number	ROM (PROM) size (X 10 bits)	RAM size (X 4 bits)	Package	ROM type
M34519M6-XXXFP	6144 words	384 words	42P2R-A	Mask ROM
M34519M8-XXXFP	8192 words	384 words	42P2R-A	Mask ROM
M34519E8FP (Note)	8192 words	384 words	42P2R-A	One Time PROM

Note: Shipped in blank.



Pin configuration (top view) (4519 Group)







PERFORMANCE OVERVIEW

	Param	eter	Function			
Number of bas	Number of basic instructions		153			
Minimum instruction execution time		execution time	0.5 μ s (at 6.0 MHz oscillation frequency, in XIN through-mode)			
Memory sizes ROM M34519M6		M34519M6	6144 words X 10 bits			
		M34519M8/E8	8192 words X 10 bits			
	RAM	M34519M6/M8/E8	384 words X 4 bits			
Input/Output ports	D0-D7	I/O (Input is examined by skip decision)	Eight independent I/O ports; Ports D6 and D7 are also used as CNTR0 and CNTR1, respectively. The output structure is switched by software.			
	P00-P	103 I/O	4-bit I/O port; a pull-up function, a key-on wakeup function and output structure can be switched by software.			
	P10-P	13 I/O	4-bit I/O port; a pull-up function, a key-on wakeup function and output structure can be switched by software.			
	P20-P	'22 I/O	3-bit I/O port; ports P20, P21 and P22 are also used as SCK, SOUT and SIN, respectively.			
	P30-P	'33 I/O	4-bit I/O port ; ports P30 and P31 are also used as INT0 and INT1, respectively.			
	P40-P	43 I/O	4-bit I/O port ; ports P40–P43 are also used as AIN4–AIN7, respectively.			
	P50-P	'53 I/O	4-bit I/O port ; the output structure is switched by software.			
P60–P63 I/O		63 I/O	4-bit I/O port ; ports P60–P63 are also used as AIN0–AIN3, respectively.			
Timers Timer 1		1	8-bit timer with a reload register is also used as an event counter.			
			Also, this is equipped with a period/pulse width measurement function.			
	Timer 2		8-bit timer with a reload register.			
Timer 3 Timer 4		3	8-bit timer with a reload register is also used as an event counter.			
		4	8-bit timer with two reload registers and PWM output function.			
A/D converter			10-bit wide \times 8 ch, This is equipped with an 8-bit comparator function.			
Serial I/O			8-bit X 1			
Interrupt	Source	es	8 (two for external, four for timer, one for A/D, and one for serial I/O)			
	Nestin	g	1 level			
Subroutine nes	sting		8 levels			
Device structur	re		CMOS silicon gate			
Package	Package		42-pin plastic molded SSOP (42P2R-A)			
Operating temperature range		e range	−20 °C to 85 °C			
Supply voltage Mask ROM version One Time PROM version		ROM version	1.8 V to 5.5 V (It depends on operation source clock, oscillation frequency and operating mode.)			
		ime PROM version	2.5 V to 5.5 V (It depends on operation source clock, oscillation frequency and operating mode.)			
Power	Active mode		2.8 mA (Ta=25°C, VDD=5V, f(XIN)=6 MHz, f(STCK)=f(XIN), on-chip oscillator stop)			
dissipation	sipation		70 μA (Ta=25°C, VDD=5V, f(XIN)=32 kHz, f(STCK)=f(XIN), on-chip oscillator stop)			
(typical value)			150 μA (Ta=25°C, VDD=5V, on-chip oscillator is used, f(STCK)=f(RING), f(XIN) stop)			
	RAM	oack-up mode	0.1 μ A (Ta=25°C, VDD = 5 V, output transistors in the cut-off state)			



PIN DESCRIPTION

Pin	Name	Input/Output	Function	
Vdd	Power supply	—	Connected to a plus power supply.	
Vss	Ground	—	Connected to a 0 V power supply.	
CNVss	CNVss	_	Connect CNVss to Vss and apply "L" (0V) to CNVss certainly.	
VDCE	Voltage drop detection circuit enable	Input	This pin is used to operate/stop the voltage drop detection circuit. When "H" level is nput to this pin, the circuit starts operating. When "L" level is input to this pin, the circuit stops operating.	
RESET	Reset input/output	I/O	An N-channel open-drain I/O pin for a system reset. When the SRST instruction, watchdog timer, the built-in power-on reset or the voltage drop detection circuit causes the system to be reset, the \overline{RESET} pin outputs "L" level.	
Xin	Main clock input	Input	I/O pins of the main clock generating circuit. When using a ceramic resonator, connect it between pins XIN and XOUT. When using a 32 kHz quartz-crystal oscillator, connect it	
Хоит	Main clock output	Output	between pins XIN and XOUT. A feedback resistor is built-in between them. When using the RC oscillation, connect a resistor and a capacitor to XIN, and leave XOUT pin open.	
D0-D7	I/O port D Input is examined by skip decision.	I/O	Each pin of port D has an independent 1-bit wide I/O function. The output structure can be switched to N-channel open-drain or CMOS by software. For input use, set the latch of the specified bit to "1" and select the N-channel open-drain. Ports D6, D7 is also used as CNTR0 pin and CNTR1 pin, respectively.	
P00–P03	I/O port P0	I/O	Port P0 serves as a 4-bit I/O port. The output structure can be switched to N-channel open-drain or CMOS by software. For input use, set the latch of the specified bit to "1" and select the N-channel open-drain. Port P0 has a key-on wakeup function and a pull-up function. Both functions can be switched by software.	
P10-P13	I/O port P1	I/O	Port P1 serves as a 4-bit I/O port. The output structure can be switched to N-channed open-drain or CMOS by software. For input use, set the latch of the specified bit to "1" and select the N-channel open-drain. Port P1 has a key-on wakeup function and a pull-up function. Both functions can be switched by software.	
P20-P23	I/O port P2	I/O	Port P2 serves as a 3-bit I/O port. The output structure is N-channel open-drain. Fo input use, set the latch of the specified bit to "1". Ports P20–P22 are also used as Sck, SOUT, SIN, respectively.	
P30-P33	I/O port P3	I/O	Port P3 serves as a 4-bit I/O port. The output structure is N-channel open-drain. For input use, set the latch of the specified bit to "1". Ports P30 and P31 are also used as INT0 pin and INT1 pin, respectively.	
P40-P43	I/O port P4	I/O	Port P4 serves as a 4-bit I/O port. The output structure can be switched to N-channel open-drain. For input use, set the latch of the specified bit to "1". Ports P40–P43 are also used as AIN4–AIN7, respectively.	
P50-P53	I/O port P5	I/O	Port P5 serves as a 4-bit I/O port. The output structure can be switched to N-channel open-drain or CMOS by software. For input use, set the latch of the specified bit to "1" and select the N-channel open-drain.	
P60-P63	I/O port P6	I/O	Port P6 serves as a 4-bit I/O port. The output structure can be switched to N-channel open-drain. For input use, set the latch of the specified bit to "1". Ports P60–P63 are also used as AIN0–AIN3, respectively.	
CNTR0, CNTR1	Timer input/output	I/O	CNTR0 pin has the function to input the clock for the timer 1 event counter, and to output the timer 1 or timer 2 underflow signal divided by 2. CNTR1 pin has the function to input the clock for the timer 3 event counter, and to output the PWM signal generated by timer 4.CNTR0 pin and CNTR1 pin are also used as Ports D6 and D7, respectively.	
INTO, INT1	Interrupt input	Input	INT0 pin and INT1 pin accept external interrupts. They have the key-on wakeup func- tion which can be switched by software. INT0 pin and INT1 pin are also used as Ports P30 and P31, respectively.	
Aino-Ain7	Analog input	Input	A/D converter analog input pins. AIN0–AIN7 are also used as ports P60–P63 and P40–P43, respectively.	
Sck	Serial I/O data I/O	I/O	Serial I/O data transfer synchronous clock I/O pin. SCK pin is also used as port P20	
Sout	Serial I/O data output	Output	Serial I/O data output pin. SOUT pin is also used as port P21.	
SIN	Serial I/O clock input	Input	Serial I/O data input pin. SIN pin is also used as port P22.	



MULTIFUNCTION

Pin	Multifunction	Pin	Multifunction	Pin	Multifunction	Pin	Multifunction
D6	CNTR0	CNTR0	D6	P60	AINO	AINO	P60
D7	CNTR1	CNTR1	D7	P61	AIN1	AIN1	P61
P20	Scк	SCK	P20	P62	Ain2	AIN2	P62
P21	SOUT	SOUT	P21	P63	Аімз	Аімз	P63
P22	SIN	SIN	P22	P40	AIN4	AIN4	P40
P30	INT0	INT0	P30	P41	Ain5	AIN5	P41
P31	INT1	INT1	P31	P42	AIN6	AIN6	P42
				P43	Ain7	AIN7	P43

Notes 1: Pins except above have just single function.

2: The input/output of P30 and P31 can be used even when INT0 and INT1 are selected.

3: The input of ports P20-P22 can be used even when SIN, SOUT and SCK are selected.

4: The input/output of D6 can be used even when CNTR0 (input) is selected.

5: The input of D6 can be used even when CNTR0 (output) is selected.

6: The input/output of D7 can be used even when CNTR1 (input) is selected.

7: The input of D7 can be used even when CNTR1 (output) is selected.

DEFINITION OF CLOCK AND CYCLE

Operation source clock

The operation source clock is the source clock to operate this product. In this product, the following clocks are used.

- Clock (f(XIN)) by the external ceramic resonator
- Clock (f(XIN)) by the external RC oscillation
- Clock (f(XIN)) by the external input
- Clock (f(RING)) of the on-chip oscillator which is the internal oscillator
- Clock (f(XIN)) by the external quartz-crystal oscillation

System clock (STCK)

The system clock is the basic clock for controlling this product. The system clock is selected by the clock control register MR shown as the table below.

Instruction clock (INSTCK)

The instruction clock is the basic clock for controlling CPU. The instruction clock (INSTCK) is a signal derived by dividing the system clock (STCK) by 3. The one instruction clock cycle generates the one machine cycle.

Machine cycle

The machine cycle is the standard cycle required to execute the instruction.

Table Selection of system clock

	Registe	er MR		Register MR		System clock	Operation mode
MR3	MR2	MR1	MR0				
0	0	0	0	f(STCK) = f(XIN)	XIN through mode		
		×	1	f(STCK) = f(RING)	On-chip oscillator through mode		
0	1	0	0	f(STCK) = f(XIN)/2	XIN divided by 2 mode		
		×	1	f(STCK) = f(RING)/2	On-chip oscillator divided by 2 mode		
1	0	0	0	f(STCK) = f(XIN)/4	XIN divided by 4 mode		
		×	1	f(STCK) = f(RING)/4	On-chip oscillator divided by 4 mode		
1	1	0	0	f(STCK) = f(XIN)/8	XIN divided by 8 mode		
		X	1	f(STCK) = f(RING)/8	On-chip oscillator divided by 8 mode		

X: 0 or 1

Note: The f(RING)/8 is selected after system is released from reset. When on-chip oscillator clock is selected for main clock, set the on-chip oscillator to be operating state.



PORT FUNCTION

查询"M34519M8-XXXFP"供应商

PORT FUNCTION

Port	Pin	Input	Output structure	I/O	Control	Control	Remark
FOIL	FIII	Output		unit	instructions	registers	Remark
Port D	D0-D5	I/O	N-channel open-drain/	1	SD, RD	FR1, FR2	Output structure selection
	D6/CNTR0	(8)	CMOS		SZD	W6	function (programmable)
	D7/CNTR1				CLD	W4	
Port P0	P00–P03	I/O	N-channel open-drain/	4	OP0A	FR0	Built-in programmable pull-up
		(4)	CMOS		IAP0	PU0	functions, key-on wakeup
						K0, K1	functions and output structure
							selection functions
Port P1	P10–P13	I/O	N-channel open-drain/	4	OP1A	FR0	Built-in programmable pull-up
		(4)	CMOS		IAP1	PU1	functions, key-on wakeup
						K0	functions and output structure
							selection functions
Port P2	P20/SCK, P21/SOUT	I/O	N-channel open-drain	3	OP2A	J1	
	P22/SIN	(3)			IAP2		
Port P3	P30/INT0, P31/INT1	I/O	N-channel open-drain	4	OP3A	l1, l2	
	P32, P33	(4)			IAP3	K2	
Port P4	P40/AIN4–P43/AIN7	I/O	N-channel open-drain	4	OP4A	Q1	
		(4)			IAP4	Q2	
Port P5	P50–P53	I/O	N-channel open-drain/	4	OP5A	FR3	Output structure selection
		(4)	CMOS		IAP5		function (programmable)
Port P6	P60/AIN0-P63/AIN3	I/O	N-channel open-drain	4	OP6A	Q2	
		(4)			IAP6	Q1	



CONNECTIONS OF UNUSED PINS

Pin Connection Usage condition			
Xin	Open.	Internal oscillator is selected.	(Note 1)
Хоит	Open.	Internal oscillator is selected.	(Note 1)
		RC oscillator is selected.	(Note 2)
		External clock input is selected for main clock.	(Note 3)
D0D5	Open.		
	Connect to Vss.	N-channel open-drain is selected for the output structure.	(Note 4)
D6/CNTR0	Open.	CNTR0 input is not selected for timer 1 count source.	
	Connect to Vss.	N-channel open-drain is selected for the output structure.	(Note 4)
D7/CNTR1	Open.	CNTR1 input is not selected for timer 3 count source.	
	Connect to Vss.	N-channel open-drain is selected for the output structure.	(Note 4)
P00–P03	Open.	The key-on wakeup function is not selected.	(Note 6)
	Connect to Vss.	N-channel open-drain is selected for the output structure.	(Note 5)
		The pull-up function is not selected.	(Note 4)
		The key-on wakeup function is not selected.	(Note 6)
P10–P13	Open.	The key-on wakeup function is not selected.	(Note 7)
	Connect to Vss.	N-channel open-drain is selected for the output structure.	(Note 5)
		The pull-up function is not selected.	(Note 4)
		The key-on wakeup function is not selected.	(Note 7)
P20/SCK	Open.	SCK pin is not selected.	
	Connect to Vss.		
P21/SOUT	Open.		
	Connect to Vss.		
P22/SIN	Open.	SIN pin is not selected.	
	Connect to Vss.		
P30/INT0	Open.	"0" is set to output latch.	
	Connect to Vss.		
P31/INT1	Open.	"0" is set to output latch.	
	Connect to Vss.		
P32, P33	Open.		
	Connect to Vss.		
P40/AIN4-P43/AIN7	Open.	·	
	Connect to Vss.		
P50–P53	Open.		
	Connect to Vss.	N-channel open-drain is selected for the output structure.	
P60/AIN0-P63/AIN3	Open.		
	Connect to Vss.		

Notes 1: After system is released from reset, the internal oscillation (on-chip oscillator) is selected for system clock (RG0=0, MR0=1).

2: When the CRCK instruction is executed, the RC oscillation circuit becomes valid. Be careful that the swich of system clock is not executed at oscillation start only by the CRCK instruction execution.

In order to start oscillation, setting the main clock f(XIN) oscillation to be valid (MR1=0) is required. (If necessary, generate the oscillation stabilizing wait time by software.)

Also, when the main clock (f(XIN)) is selected as system clock, set the main clock f(XIN) oscillation (MR1=0) to be valid, and select main clock f(XIN) (MR0=0). Be careful that the switch of system clock cannot be executed at the same time when main clock oscillation is started.

3: In order to use the external clock input for the main clock, select the ceramic resonance by executing the CMCK instruction at the beggining of software, and then set the main clock (f(XIN)) oscillation to be valid (MR1=0). Until the main clock (f(XIN)) oscillation becomes valid (MR1=0) after ceramic resonance becomes valid, XIN pin is fixed to "H". When an external clock is used, insert a 1 kΩ resistor to XIN pin in series for limits of current.

4: Be sure to select the output structure of ports D0-D5 and the pull-up function of P00-P03 and P10-P13 with every one port. Set the corresponding bits of registers for each port.

5: Be sure to select the output structure of ports P00-P03 and P10-P13 with every two ports. If only one of the two pins is used, leave another one open.

6: The key-on wakeup function is selected with every two bits. When only one of key-on wakeup function is used, considering that the value of key-on wake-up control register K1, set the unused 1-bit to "H" input (turn pull-up transistor ON and open) or "L" input (connect to Vss, or open and set the output latch to "0").

7: The key-on wakeup function is selected with every two bits. When one of key-on wakeup function is used, turn pull-up transistor of unused one ON and open.


(Note when connecting to Vss and VDD)

• Connect the unused pins to VSS and VDD using the thickest wire at the shortest distance against noise.




PORT BLOCK DIAGRAM

查询"M34519M8-XXXFP"供应商




Port block diagram (1)







RENESAS


















Port block diagram (6)









Port block diagram (8)

RENESAS

(1) Arithmetic logic unit (ALU)

The arithmetic logic unit ALU performs 4-bit arithmetic such as 4bit data addition, comparison, AND operation, OR operation, and bit manipulation.

(2) Register A and carry flag

Register A is a 4-bit register used for arithmetic, transfer, exchange, and I/O operation.

Carry flag CY is a 1-bit flag that is set to "1" when there is a carry with the AMC instruction (Figure 1).

It is unchanged with both A n instruction and AM instruction. The value of Ao is stored in carry flag CY with the RAR instruction (Figure 2).

Carry flag CY can be set to "1" with the SC instruction and cleared to "0" with the RC instruction.

(3) Registers B and E

Register B is a 4-bit register used for temporary storage of 4-bit data, and for 8-bit data transfer together with register A.

Register E is an 8-bit register. It can be used for 8-bit data transfer with register B used as the high-order 4 bits and register A as the low-order 4 bits (Figure 3).

Register E is undefined after system is released from reset and returned from the RAM back-up. Accordingly, set the initial value.

(4) Register D

Register D is a 3-bit register.

It is used to store a 7-bit ROM address together with register A and is used as a pointer within the specified page when the TABP p, BLA p, or BMLA p instruction is executed. Also, when the TABP p instruction is executed, the high-order 2 bits of the reference data in ROM is stored to the low-order 2 bits of register D, and the contents of the high-order 1 bit of register D is "0". (Figure 4).

Register D is undefined after system is released from reset and returned from the RAM back-up. Accordingly, set the initial value.




Fig. 1 AMC instruction execution example




Fig. 2 RAR instruction execution example




Fig. 3 Registers A, B and register E




Fig. 4 TABP p instruction execution example



查询"M34519M8-XXXFP"供应商

(5) Stack registers (SKs) and stack pointer (SP)

Stack registers (SKs) are used to temporarily store the contents of program counter (PC) just before branching until returning to the original routine when;

- branching to an interrupt service routine (referred to as an interrupt service routine),
- performing a subroutine call, or
- executing the table reference instruction (TABP p).

Stack registers (SKs) are eight identical registers, so that subroutines can be nested up to 8 levels. However, one of stack registers is used respectively when using an interrupt service routine and when executing a table reference instruction. Accordingly, be careful not to over the stack when performing these operations together. The contents of registers SKs are destroyed when 8 levels are exceeded.

The register SK nesting level is pointed automatically by 3-bit stack pointer (SP). The contents of the stack pointer (SP) can be transferred to register A with the TASP instruction.

Figure 5 shows the stack registers (SKs) structure.

Figure 6 shows the example of operation at subroutine call.

(6) Interrupt stack register (SDP)

Interrupt stack register (SDP) is a 1-stage register. When an interrupt occurs, this register (SDP) is used to temporarily store the contents of data pointer, carry flag, skip flag, register A, and register B just before an interrupt until returning to the original routine.

Unlike the stack registers (SKs), this register (SDP) is not used when executing the subroutine call instruction and the table reference instruction.

(7) Skip flag

Skip flag controls skip decision for the conditional skip instructions and continuous described skip instructions. When an interrupt occurs, the contents of skip flag is stored automatically in the interrupt stack register (SDP) and the skip condition is retained.

Program co	ounter (PC)				
Executing BM instruction	U				
Sk	< 0	(SP) = 0			
Sk	<1	(SP) = 1			
Sk	(2	(SP) = 2			
Sk	(3	(SP) = 3			
Sk	SK4				
Sk	SK5				
Sk	K 6	(SP) = 6			
Sk	(7	(SP) = 7			
Stack pointer (SP) points "7" at reset or returning from RAM back-up mode. It points "0" by executing the first BM instruction, and the contents of program counter is stored in SKo. When the BM instruction is executed after eight stack registers are used ((SP) = 7), (SP) = 0 and the contents of SKo is destroyed.					






Fig. 6 Example of operation at subroutine call



查询"M34519M8-XXXFP"供应商

(8) Program counter (PC)

Program counter (PC) is used to specify a ROM address (page and address). It determines a sequence in which instructions stored in ROM are read. It is a binary counter that increments the number of instruction bytes each time an instruction is executed. However, the value changes to a specified address when branch instructions, subroutine call instructions, return instructions, or the table reference instruction (TABP p) is executed.

Program counter consists of PCH (most significant bit to bit 7) which specifies to a ROM page and PCL (bits 6 to 0) which specifies an address within a page. After it reaches the last address (address 127) of a page, it specifies address 0 of the next page (Figure 7).

Make sure that the PCH does not specify after the last page of the built-in ROM.

(9) Data pointer (DP)

Data pointer (DP) is used to specify a RAM address and consists of registers Z, X, and Y. Register Z specifies a RAM file group, register X specifies a file, and register Y specifies a RAM digit (Figure 8).

Register Y is also used to specify the port D bit position.

When using port D, set the port D bit position to register Y certainly and execute the SD, RD, or SZD instruction (Figure 9).

Note

Register Z of data pointer is undefined after system is released from reset.

Also, registers Z, X and Y are undefined in the RAM back-up. After system is returned from the RAM back-up, set these registers.




Fig. 7 Program counter (PC) structure




Fig. 8 Data pointer (DP) structure




Fig. 9 SD instruction execution example



查询"M34519M8-XXXFP"供应商

PROGRAM MEMORY (ROM)

The program memory is a mask ROM. 1 word of ROM is composed of 10 bits. ROM is separated every 128 words by the unit of page (addresses 0 to 127). Table 1 shows the ROM size and pages. Figure 10 shows the ROM map of M34519M8/E8.


Table 1 ROM size and pages


Part number	ROM (PROM) size (X 10 bits)	Pages
M34519M6	6144 words	48 (0 to 47)
M34519M8/E8	8192 words	64 (0 to 63)

A part of page 1 (addresses 008016 to 00FF16) is reserved for interrupt addresses (Figure 11). When an interrupt occurs, the address (interrupt address) corresponding to each interrupt is set in the program counter, and the instruction at the interrupt address is executed. When using an interrupt service routine, write the instruction generating the branch to that routine at an interrupt address.

Page 2 (addresses 010016 to 017F16) is the special page for subroutine calls. Subroutines written in this page can be called from any page with the 1-word instruction (BM). Subroutines extending from page 2 to another page can also be called with the BM instruction when it starts on page 2.

ROM pattern (bits 9 to 0) of all addresses can be used as data areas with the TABP $\ensuremath{\mathsf{p}}$ instruction.








Fig. 11 Page 1 (addresses 008016 to 00FF16) structure



1 word of RAM is composed of 4 bits, but 1-bit manipulation (with the SB j, RB j, and SZB j instructions) is enabled for the entire memory area. A RAM address is specified by a data pointer. The data pointer consists of registers Z, X, and Y. Set a value to the data pointer certainly when executing an instruction to access RAM (also, set a value after system returns from RAM back-up). Table 2 shows the RAM size. Figure 12 shows the RAM map.

Note

Register Z of data pointer is undefined after system is released from reset.

Also, registers Z, X and Y are undefined in the RAM back-up. After system is returned from the RAM back-up, set these registers.

Table 2 RAM size

Part number	RAM size
M34519M6	384 words X 4 bits (1536 bits)
M34519M8/E8	




Fig. 12 RAM map

RENESAS

查询"M34519M8-XXXFP"供应商

INTERRUPT FUNCTION

The interrupt type is a vectored interrupt branching to an individual address (interrupt address) according to each interrupt source. An interrupt occurs when the following 3 conditions are satisfied.

• An interrupt activated condition is satisfied (request flag = "1")

- Interrupt enable bit is enabled ("1")
- Interrupt enable flag is enabled (INTE = "1")

Table 3 shows interrupt sources. (Refer to each interrupt request flag for details of activated conditions.)

(1) Interrupt enable flag (INTE)

The interrupt enable flag (INTE) controls whether the every interrupt enable/disable. Interrupts are enabled when INTE flag is set to "1" with the EI instruction and disabled when INTE flag is cleared to "0" with the DI instruction. When any interrupt occurs, the INTE flag is automatically cleared to "0," so that other interrupts are disabled until the EI instruction is executed.

(2) Interrupt enable bit

Use an interrupt enable bit of interrupt control registers V1 and V2 to select the corresponding interrupt or skip instruction.

Table 4 shows the interrupt request flag, interrupt enable bit and skip instruction.

Table 5 shows the interrupt enable bit function.

(3) Interrupt request flag

When the activated condition for each interrupt is satisfied, the corresponding interrupt request flag is set to "1." Each interrupt request flag is cleared to "0" when either;

- an interrupt occurs, or
- the next instruction is skipped with a skip instruction.

Each interrupt request flag is set when the activated condition is satisfied even if the interrupt is disabled by the INTE flag or its interrupt enable bit. Once set, the interrupt request flag retains set until a clear condition is satisfied.

Accordingly, an interrupt occurs when the interrupt disable state is released while the interrupt request flag is set.

If more than one interrupt request flag is set when the interrupt disable state is released, the interrupt priority level is as follows shown in Table 3.

Table 3 Interrupt sources

Priority level	Interrupt name	Activated condition	Interrupt address
1	External 0 interrupt	Level change of INT0 pin	Address 0 in page 1
2	External 1 interrupt	Level change of INT1 pin	Address 2 in page 1
3	Timer 1 interrupt	Timer 1 underflow	Address 4 in page 1
4	Timer 2 interrupt	Timer 2 underflow	Address 6 in page 1
5	Timer 3 interrupt	Timer 3 underflow	Address 8 in page 1
6	Timer 4 interrupt	Timer 4 underflow	Address A in page 1
7	A/D interrupt	Completion of A/D conversion	Address C in page 1
8	Serial I/O interrupt	Completion of serial I/O transmit/receive	Address E in page 1

Table 4 Interrupt request flag, interrupt enable bit and skip instruction

Interrupt name	Interrupt	Skip instruction	Interrupt
	request flag		enable bit
External 0 interrupt	EXF0	SNZ0	V10
External 1 interrupt	EXF1	SNZ1	V11
Timer 1 interrupt	T1F	SNZT1	V12
Timer 2 interrupt	T2F	SNZT2	V13
Timer 3 interrupt	T3F	SNZT3	V20
Timer 4 interrupt	T4F	SNZT4	V21
A/D interrupt	ADF	SNZAD	V22
Serial I/O interrupt	SIOF	SNZSI	V23

Table 5 Interrupt enable bit function

Interrupt enable bit	Occurrence of interrupt	Skip instruction
1	Enabled	Invalid
0	Disabled	Valid



(4) Internal state during an interrupt

The internal state of the microcomputer during an interrupt is as follows (Figure 14).

- Program counter (PC)
- An interrupt address is set in program counter. The address to be executed when returning to the main routine is automatically stored in the stack register (SK).
- Interrupt enable flag (INTE)
 INTE flag is cleared to "0" so that
- INTE flag is cleared to "0" so that interrupts are disabled. • Interrupt request flag
- Only the request flag for the current interrupt source is cleared to "0."
- Data pointer, carry flag, skip flag, registers A and B
- The contents of these registers and flags are stored automatically in the interrupt stack register (SDP).

(5) Interrupt processing

When an interrupt occurs, a program at an interrupt address is executed after branching a data store sequence to stack register. Write the branch instruction to an interrupt service routine at an interrupt address.

Use the RTI instruction to return from an interrupt service routine. Interrupt enabled by executing the EI instruction is performed after executing 1 instruction (just after the next instruction is executed). Accordingly, when the EI instruction is executed just before the RTI instruction, interrupts are enabled after returning the main routine. (Refer to Figure 13)




Fig. 13 Program example of interrupt processing




Fig. 14 Internal state when interrupt occurs




Fig. 15 Interrupt system diagram



(6) Interrupt control registers

Interrupt control register V1

Interrupt enable bits of external 0, external 1, timer 1 and timer 2 are assigned to register V1. Set the contents of this register through register A with the TV1A instruction. The TAV1 instruction can be used to transfer the contents of register V1 to register A.

• Interrupt control register V2

The timer 3, timer 4, A/D and serial I/O interrupt enable bit is assigned to register V2. Set the contents of this register through register A with the TV2A instruction. The TAV2 instruction can be used to transfer the contents of register V2 to register A.

Table 6 Interrupt control registers

	Interrupt control register V1		reset : 00002	at RAM back-up : 00002	R/W TAV1/TV1A
V13	Timer 2 interrupt enable bit	0	Interrupt disabled ((SNZT2 instruction is valid)	
V13		1	Interrupt enabled (SNZT2 instruction is invalid)	
V12	Timer 1 interrupt enable bit	0	Interrupt disabled ((SNZT1 instruction is valid)	
V 12		1	Interrupt enabled (SNZT1 instruction is invalid)	
V11	External 1 interrupt enable bit	0	Interrupt disabled ((SNZ1 instruction is valid)	
VII		1	Interrupt enabled (SNZ1 instruction is invalid)	
V10	External 0 interrupt enable bit	0	Interrupt disabled ((SNZ0 instruction is valid)	
VIU		1	Interrupt enabled (SNZ0 instruction is invalid)	


	Interrupt control register V2		reset : 00002	at RAM back-up : 00002	R/W TAV2/TV2A
1/20	Serial I/O interrupt enable bit	0	Interrupt disabled	(SNZSI instruction is valid)	
V23		1	Interrupt enabled (SNZSI instruction is invalid)	
1/20	A/D interrupt enable bit	0	Interrupt disabled	(SNZAD instruction is valid)	
V22		1	Interrupt enabled (SNZAD instruction is invalid)	
1/07	Timer 4 interrupt enable bit	0	Interrupt disabled	(SNZT4 instruction is valid)	
V21		1	Interrupt enabled (SNZT4 instruction is invalid)	
1/00	Timer 3 interrupt enable bit	0	Interrupt disabled	(SNZT3 instruction is valid)	
V20		1	Interrupt enabled (SNZT3 instruction is invalid)	

Note: "R" represents read enabled, and "W" represents write enabled.

(7) Interrupt sequence

Interrupts only occur when the respective INTE flag, interrupt enable bits (V10–V13, V20–V23), and interrupt request flag are "1." The interrupt actually occurs 2 to 3 machine cycles after the cycle in which all three conditions are satisfied. The interrupt occurs after 3 machine cycles only when the three interrupt conditions are satisfied on execution of other than one-cycle instructions (Refer to Figure 16).





REJ09B0175-0100Z



EXTERNAL INTERRUPTS

The 4519 Group has the external 0 interrupt and external 1 interrupt.

An external interrupt request occurs when a valid waveform is input to an interrupt input pin (edge detection).

The external interrupt can be controlled with the interrupt control registers I1 and I2.

Table 7 External interrupt activated conditions

Name	Input pin	Activated condition	Valid waveform selection bit
External 0 interrupt	P30/INT0	When the next waveform is input to P30/INT0 pin	l1 1
		 Falling waveform ("H"→"L") 	l12
		 Rising waveform ("L"→"H") 	
		 Both rising and falling waveforms 	
External 1 interrupt	P31/INT1	When the next waveform is input to P31/INT1 pin	l21
		 Falling waveform ("H"→"L") 	l22
		 Rising waveform ("L"→"H") 	
		 Both rising and falling waveforms 	




Fig. 17 External interrupt circuit structure



(1) External 0 interrupt request flag (EXF0)

External 0 interrupt request flag (EXF0) is set to "1" when a valid waveform is input to P30/INT0 pin.

The valid waveforms causing the interrupt must be retained at their level for 4 clock cycles or more of the system clock (Refer to Figure 16).

The state of EXF0 flag can be examined with the skip instruction (SNZ0). Use the interrupt control register V1 to select the interrupt or the skip instruction. The EXF0 flag is cleared to "0" when an interrupt occurs or when the next instruction is skipped with the skip instruction.

• External 0 interrupt activated condition

External 0 interrupt activated condition is satisfied when a valid waveform is input to P30/INT0 pin.

The valid waveform can be selected from rising waveform, falling waveform or both rising and falling waveforms. An example of how to use the external 0 interrupt is as follows.

- ① Set the bit 3 of register I1 to "1" for the INT0 pin to be in the input enabled state.
- ⁽²⁾ Select the valid waveform with the bits 1 and 2 of register I1.
- $\ensuremath{\textcircled{3}}$ Clear the EXF0 flag to "0" with the SNZ0 instruction.
- ④ Set the NOP instruction for the case when a skip is performed with the SNZ0 instruction.
- ⑤ Set both the external 0 interrupt enable bit (V10) and the INTE flag to "1."

The external 0 interrupt is now enabled. Now when a valid waveform is input to the P30/INT0 pin, the EXF0 flag is set to "1" and the external 0 interrupt occurs.

(2) External 1 interrupt request flag (EXF1)

External 1 interrupt request flag (EXF1) is set to "1" when a valid waveform is input to P31/INT1 pin.

The valid waveforms causing the interrupt must be retained at their level for 4 clock cycles or more of the system clock (Refer to Figure 16).

The state of EXF1 flag can be examined with the skip instruction (SNZ1). Use the interrupt control register V1 to select the interrupt or the skip instruction. The EXF1 flag is cleared to "0" when an interrupt occurs or when the next instruction is skipped with the skip instruction.

- External 1 interrupt activated condition
- External 1 interrupt activated condition is satisfied when a valid waveform is input to P31/INT1 pin.

The valid waveform can be selected from rising waveform, falling waveform or both rising and falling waveforms. An example of how to use the external 1 interrupt is as follows.

- ① Set the bit 3 of register I2 to "1" for the INT1 pin to be in the input enabled state.
- $\ensuremath{\textcircled{}^{2}}$ Select the valid waveform with the bits 1 and 2 of register I2.
- $\ensuremath{\textcircled{3}}$ Clear the EXF1 flag to "0" with the SNZ1 instruction.
- ④ Set the NOP instruction for the case when a skip is performed with the SNZ1 instruction.
- ⑤ Set both the external 1 interrupt enable bit (V11) and the INTE flag to "1."

The external 1 interrupt is now enabled. Now when a valid waveform is input to the P31/INT1 pin, the EXF1 flag is set to "1" and the external 1 interrupt occurs.



(3) External interrupt control registers

Interrupt control register I1

Register I1 controls the valid waveform for the external 0 interrupt. Set the contents of this register through register A with the TI1A instruction. The TAI1 instruction can be used to transfer the contents of register I1 to register A.

Table 8 External interrupt control register

• Interrupt control register I2

Register I2 controls the valid waveform for the external 1 interrupt. Set the contents of this register through register A with the TI2A instruction. The TAI2 instruction can be used to transfer the contents of register I2 to register A.

Interrupt control register I1		at reset : 00002		at RAM back-up : state retained	R/W TAI1/TI1A
113	INTO pin input control bit	0	INT0 pin input disabled		
113		1	INT0 pin input ena	bled	
		0	Falling waveform/"	L" level ("L" level is recognized with	the SNZI0
112	Interrupt valid waveform for INT0 pin/ return level selection bit	0	instruction)		
112		1	Rising waveform/"H" level ("H" level is recognized with the SNZIO		
			instruction)		
111	INT0 pin edge detection circuit control bit	0	One-sided edge de	etected	
111		1	Both edges detected	ed	
110	I10 INT0 pin Timer 1 count start synchronous		Timer 1 count start	synchronous circuit not selected	
110			Timer 1 count start	synchronous circuit selected	

	Interrupt control register I2	at reset : 00002		at RAM back-up : state retained	R/W TAI2/TI2A
123	I23 INT1 pin input control bit (Note 2)		INT1 pin input disabled		
123		1	INT1 pin input ena	bled	
122	Interrupt valid waveform for INT1 pin/	0	Falling waveform/"L" level ("L" level is recognized with the SNZI1 instruction)		the SNZI1
122	return level selection bit (Note 2)	1	Rising waveform/"I instruction)	H" level ("H" level is recognized with	the SNZI1
121	INT1 pin edge detection circuit control bit	0	One-sided edge de	etected	
121		1	Both edges detected	ed	
120	INT1 pin Timer 3 count start synchronous	0	Timer 3 count start synchronous circuit not selected		
120	circuit selection bit	1	Timer 3 count start synchronous circuit selected		

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: When the contents of I12, I13 I22 and I23 are changed, the external interrupt request flag (EXF0, EXF1) may be set.



(4) Notes on External 0 interrupt

1 Note [1] on bit 3 of register I1

When the input of the INT0 pin is controlled with the bit 3 of register 11 in software, be careful about the following notes.

Depending on the input state of the P30/INT0 pin, the external 0 interrupt request flag (EXF0) may be set when the bit 3 of register 11 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 18 ①) and then, change the bit 3 of register 11. In addition, execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to Figure 18 ②). Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to Figure 18 ③).

:						
LA	4	; (XXX02)				
TV1A		; The SNZ0 instruction is valid				
LA	8	; (1XXX2)				
TI1A		; Control of INT0 pin input is changed				
NOP						
SNZ0		; The SNZ0 instruction is executed				
		(EXF0 flag cleared)				
NOP						
:						
×	X : these bits are not used here.					

Fig. 18 External 0 interrupt program example-1

2 Note [2] on bit 3 of register I1

When the bit 3 of register I1 is cleared to "0", the RAM back-up mode is selected and the input of INT0 pin is disabled, be careful about the following notes.

 When the input of INT0 pin is disabled (register I13 = "0"), set the key-on wakeup function to be invalid (register K20 = "0") before system enters to the RAM back-up mode. (refer to Figure 19⁽¹⁾).

:	
LA 0	; (XXX 02)
TK2A	; Input of INT0 key-on wakeup invalid ${\mathbb O}$
DI	
EPOF	
POF	; RAM back-up
:	
X : thes	e bits are not used here.

Fig. 19 External 0 interrupt program example-2

3 Note on bit 2 of register I1

When the interrupt valid waveform of the P30/INT0 pin is changed with the bit 2 of register I1 in software, be careful about the following notes.

Depending on the input state of the P30/INT0 pin, the external 0 interrupt request flag (EXF0) may be set when the bit 2 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 20⁽¹⁾) and then, change the bit 2 of register I1. In addition, execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to Figure 20⁽²⁾). Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to Figure 20⁽³⁾).

:						
• • •	4	: (XXX 02)				
TV1A	4					
	4.0	; The SNZ0 instruction is valid				
LA	12	; (X1XX2)				
TI1A		; Interrupt valid waveform is changed				
NOP						
SNZ0		; The SNZ0 instruction is executed				
		(EXF0 flag cleared)				
NOP		3				
:						
x :	X : these bits are not used here.					





(5) Notes on External 1 interrupt

① Note [1] on bit 3 of register I2

When the input of the INT1 pin is controlled with the bit 3 of register I2 in software, be careful about the following notes.

• Depending on the input state of the P31/INT1 pin, the external 1 interrupt request flag (EXF1) may be set when the bit 3 of register I2 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 1 of register V1 to "0" (refer to Figure 21⁽¹⁾) and then, change the bit 3 of register I2.

In addition, execute the SNZ1 instruction to clear the EXF1 flag to "0" after executing at least one instruction (refer to Figure 21@).

Also, set the NOP instruction for the case when a skip is performed with the SNZ1 instruction (refer to Figure 21⁽³⁾).

:						
LA	4 ; (XX 0 X 2)					
TV1A	; The SNZ1 instruction is valid					
LA	8 ; (1XXX2)					
TI2A	; Control of INT1 pin input is changed					
NOP						
SNZ1	; The SNZ1 instruction is executed					
	(EXF1 flag cleared)					
NOP	3					
:						
x :	X : these bits are not used here.					

Fig. 21 External 1 interrupt program example-1

② Note [2] on bit 3 of register I2

When the bit 3 of register I2 is cleared to "0", the RAM back-up mode is selected and the input of INT1 pin is disabled, be careful about the following notes.

• When the input of INT1 pin is disabled (register I23 = "0"), set the key-on wakeup function to be invalid (register K22 = "0") before system enters to the RAM back-up mode. (refer to Figure 22⁽¹⁾).

•	
:	
LA 0	; (X0XX2)
TK2A	; Input of INT1 key-on wakeup invalid ①
DI	
EPOF	
POF	; RAM back-up
:	
X : thes	se bits are not used here.

Fig. 22 External 1 interrupt program example-2

③ Note on bit 2 of register I2

When the interrupt valid waveform of the P31/INT1 pin is changed with the bit 2 of register I2 in software, be careful about the following notes.

Depending on the input state of the P31/INT1 pin, the external 1 interrupt request flag (EXF1) may be set when the bit 2 of register I2 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 1 of register V1 to "0" (refer to Figure 23⁽¹⁾) and then, change the bit 2 of register I2. In addition, execute the SNZ1 instruction to clear the EXF1 flag to "0" after executing at least one instruction (refer to Figure 23⁽²⁾). Also, set the NOP instruction for the case when a skip is performed with the SNZ1 instruction (refer to Figure 23⁽³⁾).

:						
LA	4	; (XX0X2)				
TV1A		; The SNZ1 instruction is valid				
LA	12	; (X1XX2)				
TI2A		; Interrupt valid waveform is changed				
NOP						
SNZ1		; The SNZ1 instruction is executed				
		(EXF1 flag cleared)				
NOP		3				
:						
x :	X : these bits are not used here.					

Fig. 23 External 1 interrupt program example-3



查询"M34519M8-XXXFP"供应商

The fixed dividing frequency timer has the fixed frequency dividing ratio (n). An interrupt request flag is set to "1" after every n count of a count pulse.



The 4519 Group has the following timers.

• Programmable timer

The programmable timer has a reload register and enables the frequency dividing ratio to be set. It is decremented from a setting value n. When it underflows (count to n + 1), a timer interrupt request flag is set to "1," new data is loaded from the reload register, and count continues (auto-reload function).




Fig. 24 Auto-reload function

The 4519 Group timer consists of the following circuits.

- Prescaler : 8-bit programmable timer
- Timer 1 : 8-bit programmable timer
- Timer 2 : 8-bit programmable timer
- Timer 3 : 8-bit programmable timer
- Timer 4 : 8-bit programmable timer
- Watchdog timer : 16-bit fixed dividing frequency timer (Timers 1, 2, 3, and 4 have the interrupt function, respectively)


Prescaler and timers 1, 2, 3, and 4 can be controlled with the timer control registers PA, W1 to W6. The watchdog timer is a free counter which is not controlled with the control register. Each function is described below.




Table 9 Function related timers

Circuit	Structure	Count source	Frequency dividing ratio	Use of output signal	Control register
Prescaler	8-bit programmable	Instruction clock (INSTCK)	1 to 256	• Timer 1, 2, 3, amd 4 count sources	PA
	binary down counter				
Timer 1	8-bit programmable	Instruction clock (INSTCK)	1 to 256	Timer 2 count source	W1
	binary down counter	Prescaler output (ORCLK)		CNTR0 output	W2
	(link to INT0 input)	• XIN input		Timer 1 interrupt	W5
	(period/pulse width	CNTR0 input			
	measurement function)				
Timer 2	8-bit programmable	System clock (STCK)	1 to 256	Timer 3 count source	W2
	binary down counter	Prescaler output (ORCLK)		CNTR0 output	
		Timer 1 underflow		Timer 2 interrupt	
		(T1UDF)			
		PWM output (PWMOUT)			
Timer 3	8-bit programmable	PWM output (PWMOUT)	1 to 256	CNTR1 output control	W3
	binary down counter	Prescaler output (ORCLK)		Timer 3 interrupt	
	(link to INT1 input)	Timer 2 underflow			
		(T2UDF)			
		CNTR1 input			
Timer 4	8-bit programmable	• XIN input	1 to 256	Timer 2, 3 count source	W4
	binary down counter	Prescaler output (ORCLK)		CNTR1 output	
	(PWM output function)			Timer 4 interrupt	
Watchdog	16-bit fixed dividing	Instruction clock (INSTCK)	65534	System reset (count twice)	
timer	frequency			WDF flag decision	











查询"M34519M8-XXXFP"供应商

Table 10 Timer related registers

	Timer control register PA	at reset : 02		at RAM back-up : 02	W TPAA
PAo	PA0 Prescaler control bit		Stop (state initialize	ed)	
1 70			Operating		

	Timer control register W1		at reset : 00002		at RAM back-up : state retained	R/W TAW1/TW1A
W13	Timer 1 count auto-stop circuit selection	0		Timer 1 count auto-stop circuit not selected		
	bit (Note 2)		1	Timer 1 count auto-stop circuit selected		
W12	Timer 1 control bit	()	Stop (state retaine	d)	
VV 12		1		Operating		
		W11	W10		Count source	
W11		0	0	Instruction clock (INSTCK)		
	W10 Timer 1 count source selection bits	0	1	Prescaler output (ORCLK)		
W10		1	0	XIN input		
		1	1	CNTR0 input		

	Timer control register W2		at	reset : 00002	at RAM back-up : state retained	R/W TAW2/TW2A
W23 CNTR() output signal selection bit (Note 2)		()	Timer 1 underflow	signal divided by 2 output	
	W23 CNTR0 output signal selection bit (Note 2)		1	Timer 2 underflow signal divided by 2 output		
W22	W22 Timer 2 control bit)	Stop (state retaine	d)	
1122		1		Operating		
		W21	W20	20 Count source		
W21		0	0	System clock (STCK)		
	Timer 2 count source selection bits		1	Prescaler output (ORCLK)		
W20		1	0	Timer 1 underflow signal (T1UDF)		
			1	PWM signal (PWM	IOUT)	

	Timer control register W3		at	reset : 00002	at RAM back-up : state retained	R/W TAW3/TW3A
W33	Timer 3 count auto-stop circuit selection	0		Timer 3 count auto-stop circuit not selected		
	bit (Note 3)		1	Timer 3 count auto	-stop circuit selected	
W32)	Stop (state retaine	d)	
VV 32	Timer 3 control bit	1		Operating		
		W31	W30		Count source	
W31	Timer 2 court course cale time hits	0	0	PWM signal (PWMOUT)		
	Timer 3 count source selection bits	0	1	Prescaler output (ORCLK)		
W30	W30		0	Timer 2 underflow signal (T2UDF)		
		1	1	CNTR1 input		

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: This function is valid only when the timer 1 count start synchronous circuit is selected (I10="1").

3: This function is valid only when the timer 3 count start synchronous circuit is selected (I20="1").



查询"M34519M8-XXXFP"供应商

	Timer control register W4	at	reset : 00002	at RAM back-up : 00002	R/W TAW4/TW4A
W43 D7/CNTR1 pin function selection bit		0	D7 (I/O) / CNTR1 (input)		
VV 4 3	W43 D7/CNTR1 pin function selection bit		CNTR1 (I/O) / D7 (input)		
W42	PWM signal		PWM signal "H" interval expansion function invalid		
VV42	"H" interval expansion function control bit	1	PWM signal "H" int	terval expansion function valid	
W41	Timer 4 control bit	0	Stop (state retained)		
VV41	VV41 Timer 4 control bit		Operating		
W40	Timer 4 count course coloction bit	0	XIN input		
vv40	Timer 4 count source selection bit	1	Prescaler output (ORCLK) divided by 2		

	Timer control register W5		at	reset : 00002	at RAM back-up : state retained	R/W TAW5/TW5A
W53	Not used	0		This bit has no function, but read/write is enabled.		
		· ·	1			
W52	Period measurement circuit control bit	0) Stop		
1002			1	Operating		
			W50	Count source		
W51	Signal for period measurement selection	0	0	On-chip oscillator (f(RING/16))		
	bits W50		1	CNTRo pin input		
W50			0	INT0 pin input		
		1	1	Not available		

	Timer control register W6	at	reset : 00002	at RAM back-up : state retained	R/W TAW6/TW6A
W63	W63 CNTR1 pin input count edge selection bit		Falling edge		
1005			Rising edge		
W62			Falling edge		
VV02	CNTR0 pin input count edge selection bit	1	Rising edge		
W61	W61 CNTR1 output auto-control circuit selection bit		CNTR1 output auto-control circuit not selected		
WOT			CNTR1 output auto-control circuit selected		
W60	D6/CNTR0 pin function selection bit	0	D6 (I/O) / CNTR0 (input)		
VV60	D6/CNTRO pin function selection bit	1	CNTR0 (I/O) /D6 (input)		

Note: "R" represents read enabled, and "W" represents write enabled.



(1) Timer control registers

Timer control register PA

Register PA controls the count operation of prescaler. Set the contents of this register through register A with the TPAA instruction.

Timer control register W1

Register W1 controls the selection of timer 1 count auto-stop circuit, and the count operation and count source of timer 1. Set the contents of this register through register A with the TW1A instruction. The TAW1 instruction can be used to transfer the contents of register W1 to register A.

Timer control register W2

Register W2 controls the selection of CNTR0 output, and the count operation and count source of timer 2. Set the contents of this register through register A with the TW2A instruction. The TAW2 instruction can be used to transfer the contents of register W2 to register A.

• Timer control register W3

Register W3 controls the selection of the count operation and count source of timer 3 count auto-stop circuit. Set the contents of this register through register A with the TW3A instruction. The TAW3 instruction can be used to transfer the contents of register W3 to register A.

• Timer control register W4

Register W4 controls the D7/CNTR1 output, the expansion of "H" interval of PWM output, and the count operation and count source of timer 4. Set the contents of this register through register A with the TW4A instruction. The TAW4 instruction can be used to transfer the contents of register W4 to register A.

Timer control register W5

Register W5 controls the period measurement circuit and target signal for period measurement. Set the contents of this register through register A with the TW5A instruction. The TAW5 instruction can be used to transfer the contents of register W5 to register A.

Timer control register W6

Register W6 controls the count edges of CNTR0 pin and CNTR1 pin, selection of CNTR1 output auto-control circuit and the D6/CNTR0 pin function. Set the contents of this register through register A with the TW6A instruction. The TAW6 instruction can be used to transfer the contents of register W6 to register A..

(2) Prescaler

Prescaler is an 8-bit binary down counter with the prescaler reload register PRS. Data can be set simultaneously in prescaler and the reload register RPS with the TPSAB instruction. Data can be read from reload register RPS with the TABPS instruction.

Stop counting and then execute the TPSAB or TABPS instruction to read or set prescaler data.

Prescaler starts counting after the following process;

① set data in prescaler, and

② set the bit 0 of register PA to "1."

When a value set in reload register RPS is n, prescaler divides the count source signal by n + 1 (n = 0 to 255).

Count source for prescaler is the instruction clock (INSTCK).

Once count is started, when prescaler underflows (the next count pulse is input after the contents of prescaler becomes "0"), new data is loaded from reload register RPS, and count continues (auto-reload function).

The output signal (ORCLK) of prescaler can be used for timer 1, 2, 3, and 4 count sources.

(3) Timer 1 (interrupt function)

Timer 1 is an 8-bit binary down counter with the timer 1 reload register (R1). Data can be set simultaneously in timer 1 and the reload register (R1) with the T1AB instruction. Data can be written to reload register (R1) with the TR1AB instruction. Data can be read from timer 1 with the TAB1 instruction.

Stop counting and then execute the T1AB or TAB1 instruction to read or set timer 1 data.

When executing the TR1AB instruction to set data to reload register R1 while timer 1 is operating, avoid a timing when timer 1 underflows.

Timer 1 starts counting after the following process;

- ① set data in timer 1
- 2 set count source by bits 0 and 1 of register W1, and
- 3 set the bit 2 of register W1 to "1."

When a value set in reload register R1 is n, timer 1 divides the count source signal by n + 1 (n = 0 to 255).

Once count is started, when timer 1 underflows (the next count pulse is input after the contents of timer 1 becomes "0"), the timer 1 interrupt request flag (T1F) is set to "1," new data is loaded from reload register R1, and count continues (auto-reload function).

INT0 pin input can be used as the start trigger for timer 1 count operation by setting the bit 0 of register I1 to "1."

Also, in this time, the auto-stop function by timer 1 underflow can be performed by setting the bit 3 of register W1 to "1."

Timer 1 underflow signal divided by 2 can be output from CNTR0 pin by clearing bit 3 of register W2 to "0" and setting bit 0 of register W6 to "1".

The period measurement circuit starts operating by setting bit 2 of register W5 to "1" and timer 1 is used to count the one-period of the target signal for the period measurement. In this time, the timer 1 interrupt request flag (T1F) is not set by the timer 1 underflow signal, it is the flag for detecting the completion of period measurement.



(4) Timer 2 (interrupt function)

Timer 2 is an 8-bit binary down counter with the timer 2 reload register (R2). Data can be set simultaneously in timer 2 and the reload register (R2) with the T2AB instruction. Data can be read from timer 2 with the TAB2 instruction. Stop counting and then execute the T2AB or TAB2 instruction to read or set timer 2 data.

Timer 2 starts counting after the following process;

① set data in timer 2,

② select the count source with the bits 0 and 1 of register W2, and
③ set the bit 2 of register W2 to "1."

When a value set in reload register R2 is n, timer 2 divides the count source signal by n + 1 (n = 0 to 255).

Once count is started, when timer 2 underflows (the next count pulse is input after the contents of timer 2 becomes "0"), the timer 2 interrupt request flag (T2F) is set to "1," new data is loaded from reload register R2, and count continues (auto-reload function).

Timer 2 underflow signal divided by 2 can be output from CNTR0 pin by setting bit 3 of register W2 to "1" and setting bit 0 of register W6 to "1".

(5) Timer 3 (interrupt function)

Timer 3 is an 8-bit binary down counter with the timer 3 reload register (R3). Data can be set simultaneously in timer 3 and the reload register (R3) with the T3AB instruction. Data can be written to reload register (R3) with the TR3AB instruction. Data can be read from timer 3 with the TAB3 instruction.

Stop counting and then execute the T3AB or TAB3 instruction to read or set timer 3 data.

When executing the TR3AB instruction to set data to reload register R3 while timer 3 is operating, avoid a timing when timer 3 underflows.

Timer 3 starts counting after the following process;

0 set data in timer 3

2 set count source by bits 0 and 1 of register W3, and

 $\ensuremath{\textcircled{3}}$ set the bit 2 of register W3 to "1."

When a value set in reload register R3 is n, timer 3 divides the count source signal by n + 1 (n = 0 to 255).

Once count is started, when timer 3 underflows (the next count pulse is input after the contents of timer 3 becomes "0"), the timer 3 interrupt request flag (T3F) is set to "1," new data is loaded from reload register R3, and count continues (auto-reload function).

INT1 pin input can be used as the start trigger for timer 3 count operation by setting the bit 0 of register I2 to "1."

Also, in this time, the auto-stop function by timer 3 underflow can be performed by setting the bit 3 of register W3 to "1."

(6) Timer 4 (interrupt function)

Timer 4 is an 8-bit binary down counter with two timer 4 reload registers (R4L, R4H). Data can be set simultaneously in timer 4 and the reload register R4L with the T4AB instruction. Data can be set in the reload register R4H with the T4HAB instruction. The contents of reload register R4L set with the T4AB instruction can be set to timer 4 again with the T4R4L instruction. Data can be read from timer 4 with the TAB4 instruction.

Stop counting and then execute the T4AB or TAB4 instruction to read or set timer 4 data.

When executing the T4HAB instruction to set data to reload register R4H while timer 4 is operating, avoid a timing when timer 4 underflows.

Timer 4 starts counting after the following process;

① set data in timer 4

2 set count source by bit 0 of register W4, and

3 set the bit 1 of register W4 to "1."

When a value set in reload register R4L is n, timer 4 divides the count source signal by n + 1 (n = 0 to 255).

Once count is started, when timer 4 underflows (the next count pulse is input after the contents of timer 4 becomes "0"), the timer 4 interrupt request flag (T4F) is set to "1," new data is loaded from reload register R4L, and count continues (auto-reload function).

The PWM signal generated by timer 4 can be output from CNTR1 pin by setting bit 3 of the timer control register W4 to "1".

Timer 4 can control the PWM output to CNTR1 pin with timer 3 by setting bit 1 of the timer control register W6 to "1".



(7) Period measurement function (Timer 1, period measurement circuit)

Timer 1 has the period measurement circuit which performs timer count operation synchronizing with the one cycle of the signal divided by 16 of the on-chip oscillator, D6/CNTR0 pin input, or P30/INT0 pin input (one cycle, "H", or "L" pulse width at the case of a P30/INT0 pin input).

When the target signal for period measurement is set by bits 0 and 1 of register W5, a period measurement circuit is started by setting the bit 2 of register W5 to "1".

Then, if a XIN input is set as the count source of a timer 1 and the bit 2 of register W1 is set to "1", timer 1 starts operation.

Timer 1 starts operation synchronizing with the falling edge of the target signal for period measurement, and stops count operation synchronizing with the next falling edge (one-period generation circuit).

When selecting D6/CNTR0 pin input as target signal for period measurement, the period measurement synchronous edge can be changed into a rising edge by setting the bit 2 of register W6 to "1".

When selecting P30/INT0 pin input as target signal for period measurement, period measurement synchronous edge can be changed into a rising edge by setting the bit 2 of register I1 to "1". A timer 1 interrupt request flag (T1F) is set to "1" after completing measurement operation.

When a period measurement circuit is set to be operating, timer 1 interrupt request flag (T1F) is not set by timer 1 underflow signal, but turns into a flag which detects the completion of period measurement.

In addition, a timer 1 underflow signal can be used as timer 2 count source.

Once period measurement operation is completed, even if period measurement valid edge is input next, timer 1 is in a stop state and measurement data is held.

When a period measurement circuit is used again, stop a period measurement circuit at once by setting the bit 2 of register W5 to "0", and change a period measurement circuit into a state of operation by setting the bit 2 of register W5 to "1" again.

When a period measurement circuit is used, clear bit 0 of register I1 to "0", and set a timer 1 count start synchronous circuit to be "not selected".

Start timer operation immediately after operation of a period measurement circuit is started.

When the target edge for measurement is input until timer operation is started from the operation of period measurement circuit is started, the count operation is not executed until the timer operation becomes valid. Accordingly, be careful of count data.

When data is read from timer, stop the timer and clear bit 2 of register W5 to "0" to stop the period measurement circuit, and then execute the data read instruction.

Depending on the state of timer 1, the timer 1 interrupt request flag (T1F) may be set to "1" when the period measurement circuit is stopped by clearing bit 2 of register W5 to "0". In order to avoid the occurrence of an unexpected interrupt, clear the bit 2 of register V1 to "0" (refer to Figure 27°) and then, stop the bit 2 of register W5 to "0" to stop the period measurement circuit.

In addition, execute the SNZT1 instruction to clear the T1F flag after executing at least one instruction (refer to Figure 27@). Also, set the NOP instruction for the case when a skip is performed with the SNZT1 instruction (refer to Figure 27@).

:	
LA 0	; (X 0 XX 2)
TV1A	; The SNZT1 instruction is valid①
LA 0	; (X 0 XX 2)
TW5A	; Period measurement circuit stop
NOP	
SNZT1	; The SNZT1 instruction is executed
	(T1F flag cleared)
NOP	3
:	
X : these	e bits are not used here.

Fig. 27 Period measurement circuit program example

When a period measurement circuit is used, select the sufficiently higher-speed frequency than the signal for measurement for the count source of a timer 1.

When the target signal for period measurement is D6/CNTR0 pin input, do not select D6/CNTR0 pin input as timer 1 count source. (The XIN input is recommended as timer 1 count source at the time of period measurement circuit use.)

(8) Pulse width measurement function (timer 1, period measurement circuit)

A period measurement circuit can measure "H" pulse width (from rising to falling) or "L" pulse width (from falling to rising) of P30/ INTO pin input (pulse width measurement function) when the following is set;

• Set the bit 0 of register W5 to "0", and set a bit 1 to "1" (target for period measurement circuit: 30/INT0 pin input).

• Set the bit 1 of register I1 to "1" (INT0 pin edge detection circuit: both edges detection)

The measurement pulse width ("H" or "L") is decided by the period measurement circuit and the P30/INT0 pin input level at the start time of timer operation.

At the time of the start of a period measurement circuit and timer operation, "L" pulse width (from falling to rising) when the input level of P30/INT0 pin is "H" or "H" pulse width (from rising to falling) when its level is "L" is measured.

When the input of P30/INT0 pin is selected as the target for measurement, set the bit 3 of register I1 to "1", and set the input of INT0 pin to be enabled.



(9) Count start synchronization circuit (timer 1, timer 3)

Timer 1 and timer 3 have the count start synchronous circuit which synchronizes the input of INT0 pin and INT1 pin, and can start the timer count operation.

Timer 1 count start synchronous circuit function is selected by setting the bit 0 of register I1 to "1" and the control by INT0 pin input can be performed.

Timer 3 count start synchronous circuit function is selected by setting the bit 0 of register I2 to "1" and the control by INT1 pin input can be performed.

When timer 1 or timer 3 count start synchronous circuit is used, the count start synchronous circuit is set, the count source is input to each timer by inputting valid waveform to INT0 pin or INT1 pin.

The valid waveform of INT0 pin or INT1 pin to set the count start synchronous circuit is the same as the external interrupt activated condition.

Once set, the count start synchronous circuit is cleared by clearing the bit 110 or 120 to "0" or reset.

However, when the count auto-stop circuit is selected, the count start synchronous circuit is cleared (auto-stop) at the timer 1 or timer 3 underflow.

(10) Count auto-stop circuit (timer 1, timer 3)

Timer 1 has the count auto-stop circuit which is used to stop timer 1 automatically by the timer 1 underflow when the count start synchronous circuit is used.

The count auto-stop cicuit is valid by setting the bit 3 of register W1 to "1". It is cleared by the timer 1 underflow and the count source to timer 1 is stopped.

This function is valid only when the timer 1 count start synchronous circuit is selected.

Timer 3 has the count auto-stop circuit which is used to stop timer 3 automatically by the timer 3 underflow when the count start synchronous circuit is used.

The count auto-stop cicuit is valid by setting the bit 3 of register W3 to "1". It is cleared by the timer 3 underflow and the count source to timer 3 is stopped.

This function is valid only when the timer 3 count start synchronous circuit is selected.

(11) Timer input/output pin (D6/CNTR0 pin, D7/CNTR1 pin)

CNTR0 pin is used to input the timer 1 count source and output the timer 1 and timer 2 underflow signal divided by 2.

CNTR1 pin is used to input the timer 3 count source and output the PWM signal generated by timer 4.

The D6/CNTR0 pin function can be selected by bit 0 of register W6. The selection of D7/CNTR1 output signal can be controlled by bit 3 of register W4.

When the CNTR0 input is selected for timer 1 count source, timer 1 counts the rising or falling waveform of CNTR0 input. The count edge is selected by the bit 2 of register W6.

When the CNTR1 input is selected for timer 3 count source, timer 3 counts the rising or falling waveform of CNTR1 input. The count edge is selected by the bit 3 of register W6.

(12) PWM output function (D7/CNTR1, timer 3, timer 4)

When bit 3 of register W4 is set to "1", timer 4 reloads data from reload register R4L and R4H alternately each underflow.

Timer 4 generates the PWM signal (PWMOUT) of the "L" interval set as reload register R4L, and the "H" interval set as reload register R4H. The PWM signal (PWMOUT) is output from CNTR1 pin.

When bit 2 of register W4 is set to "1" at this time, the interval (PWM signal "H" interval) set to reload register R4H for the counter of timer 4 is extended for a half period of count source.

In this case, when a value set in reload register R4H is n, timer 4 divides the count source signal by n + 1.5 (n = 1 to 255).

When this function is used, set "1" or more to reload register R4H. When bit 1 of register W6 is set to "1", the PWM signal output to CNTR1 pin is switched to valid/invalid each timer 3 underflow. However, when timer 3 is stopped (bit 2 of register W3 is cleared to "0"), this function is canceled.

Even when bit 1 of a register W4 is cleared to "0" in the "H" interval of PWM signal, timer 4 does not stop until it next timer 4 underflow. At CNTR1 output vaild, if a timing of timer 4 underflow overlaps with a timing to stop timer 4, a hazard may be generated in a CNTR1 output waveform. Please review sufficiently.



(13) Timer interrupt request flags (T1F, T2F, T3F, T4F)

Each timer interrupt request flag is set to "1" when each timer underflows. The state of these flags can be examined with the skip instructions (SNZT1, SNZT2, SNZT3, SNZT4).

Use the interrupt control register V1, V2 to select an interrupt or a skip instruction.

An interrupt request flag is cleared to "0" when an interrupt occurs or when the next instruction is skipped with a skip instruction. The timer 1 interrupt request flag (T1F) is not set by the timer 1 underflow signal, it is the flag for detecting the completion of period measurement.

(14) Precautions

Note the following for the use of timers.

• Prescaler

Stop counting and then execute the TABPS instruction to read from prescaler data.

Stop counting and then execute the TPSAB instruction to set prescaler data.

- Timer count source
 Stop timer 1, 2, 3 and 4 counting to change its count source.
- Reading the count value

Stop timer 1, 2, 3 or 4 counting and then execute the data read instruction (TAB1, TAB2, TAB3, TAB4) to read its data.

• Writing to the timer

Stop timer 1, 2, 3 or 4 counting and then execute the data write instruction (T1AB, T2AB, T3AB, T4AB) to write its data.

• Writing to reload register R1, R3, R4H

When writing data to reload register R1, reload register R3 or reload regiser R4H while timer 1, timer 3 or timer 4 is operating, avoid a timing when timer 1, timer 3 or timer 4 underflows.

• Timer 4

At CNTR1 output vaild, if a timing of timer 4 underflow overlaps with a timing to stop timer 4, a hazard may be generated in a CNTR1 output waveform. Please review sufficiently.

When "H" interval extension function of the PWM signal is set to be "valid", set "1" or more to reload register R4H.

Period measurement function

When a period measurement circuit is used, clear bit 0 of register 11 to "0", and set a timer 1 count start synchronous circuit to be "not selected".

Start timer operation immediately after operation of a period measurement circuit is started.

When the target edge for measurement is input until timer operation is started from the operation of period measurement circuit is started, the count operation is not executed until the timer operation becomes valid. Accordingly, be careful of count data.

When data is read from timer, stop the timer and clear bit 2 of register W5 to "0" to stop the period measurement circuit, and then execute the data read instruction.

Depending on the state of timer 1, the timer 1 interrupt request flag (T1F) may be set to "1" when the period measurement circuit is stopped by clearing bit 2 of register W5 to "0". In order to avoid the occurrence of an unexpected interrupt, clear the bit 2 of register V1 to "0" (refer to Figure 28⁽¹⁾) and then, stop the bit 2 of register W5 to "0" to stop the period measurement circuit. In addition, execute the SNZT1 instruction to clear the T1F flag after executing at least one instruction (refer to Figure 28⁽²⁾).

Also, set the NOP instruction for the case when a skip is performed with the SNZT1 instruction (refer to Figure 28⁽³⁾).

LA 0	; (X0XX2)
TV1A	; The SNZT1 instruction is valid①
LA 0	; (X0XX2)
TW5A	; Period measurement circuit stop
NOP	
SNZT1	; The SNZT1 instruction is executed
	(T1F flag cleared)
NOP	3
:	
X : these	bits are not used here.

Fig. 28 Period measurement circuit program example

While a period measurement circuit is operating, the timer 1 interrupt request flag (T1F) is not set by the timer 1 underflow signal, it is the flag for detecting the completion of period measurement.

When a period measurement circuit is used, select the sufficiently higher-speed frequency than the signal for measurement for the count source of a timer 1.

When the target signal for period measurement is D6/CNTR0 pin input, do not select D6/CNTR0 pin input as timer 1 count source. (The XIN input is recommended as timer 1 count source at the time of period measurement circuit use.)

When the input of P30/INT0 pin is selected for measurement, set the bit 3 of a register I1 to "1", and set the input of INT0 pin to be enabled.



CNTR1 output: invalid (W4)	3 = "0")				
Timer 4 count source					
Timer 4 count value	0316 0216 0116 0016	0316(0216(0116	0010031002100	11000100031002100	110,0010,0310,0210,0110,0010
(Reload register)	(R4L)	1			† (R4L)
Timer 4 underflow signal		(R4L)	(R4L)	(R4L)	
PWM signal (output invalid)					
	t Timer 4 start				PWM signal "L" fixed
					lixeu
CNTR1 output: valid (W43 =	_ "1")				
	e i) tension function: invalid (W4	ł2 = "0")			
Timer 4 count source	$\neg \sqcup \sqcup \sqcup \sqcup \sqcup$			ЦЦЦЦ	$\Box \Box \Box \Box \Box \Box \Box \Box \Box$
Timer 4 count value	0316 0210 0116 0016	021601160016	0310021001100	0102100110010	316x0216x0116x0016x0216x0116
(Reload	(R4L)	↑ (R4H)	↑ (R4L)	(R4H)	t R4L) (R4H)
register) Timer 4 underflow signal					\square
-		0.414.41			
PWM signal		← 3 clock →	riad 7 alask	→ 3 clock→ → → PWM peri	
	Timer 4 start	- PWWpe	riod 7 clock		
 CNTR1 output: valid (W4 	3 = "1")				
PWM signal "H" interval	extension function: valid (W4	42 = "1") (Note)			
Timer 4 count source					
Timer 4 count value		0216 X0116X00	016X0316X0216X0116	X0016X 0216 X0116X0	016X0316X0216X0116X0016X021
(Reload register)	(R4L)	(R4H)	(R4L)	(R4H)	(R4L) (R4F
Timer 4 underflow signal			_ └	[\neg
PWM		→ 3.5 clock→	→		→ ⊢
signal		PWM r	beriod 7.5 clock		period 7.5 clock
	Timer 4 start	- I VVIVI -	0100 7.0 000K		
Note: At PWM signal "H" inte	rval extension function: valio	1, set "0116" or m	ore to reload regist	er R4H.	
29 Timer 4 operation (re	eload register R4L: "03	16", R4H: "021	6")		






Fig. 30 CNTR1 output auto-control function by timer 3



		ning			
Machine cycle	Mi	Mi+	1	Mi+2	
-		TW4A instruction exec			
System clock [–] f(STCK)=f(XIN)/4					
XIN input (count source selected)					
Register W41					
 Timer 4 count value (Reload register) 		0316	X0216X01	16001602160116001603	316 0216 0116
(Reload register) -		(R4L)		↑ (R4H) ↑ ((R4L)
Timer 4 underflow signal					
•			1		
PWM signal					
PWM signal			Timer 4 co	unt start timing	
PWM signal─			Timer 4 co	unt start timing	
PWM signal— Timer 4 count s	top timing		Timer 4 co	unt start timing	
	top timing	Mi+1	Timer 4 co	unt start timing	
—Timer 4 count s	v				
—Timer 4 count s Machine cycle System clock f(STCK)=f(XIN)/4 XIN input		Mi+1	ution cycle (W41) <		
—Timer 4 count s Machine cycle System clock f(STCK)=f(XIN)/4		Mi+1	ution cycle (W41) <		
—Timer 4 count s Machine cycle System clock f(STCK)=f(XIN)/4 XIN input		Mi+1	ution cycle (W41) <		
—Timer 4 count s Machine cycle System clock f(STCK)=f(XIN)/4 XIN input (count source selected)		Mi+1 TW4A instruction exect	ution cycle (W41) <		
—Timer 4 count s Machine cycle System clock f(STCK)=f(XIN)/4 XIN input (count source selected)– Register W41 Timer 4 count value (Reload register) Timer 4			ution c <u>ycle (W4</u> 1) <		
—Timer 4 count s Machine cycle System clock f(STCK)=f(XIN)/4 XIN input (count source selected)– Register W41 Timer 4 count value (Reload register)		Mi+1 TW4A instruction exect	Jtion cycle (W41) <		
—Timer 4 count s Machine cycle System clock f(STCK)=f(XIN)/4 XIN input (count source selected)– Register W41 Timer 4 count value (Reload register) Timer 4		Mi+1 TW4A instruction exect	ution cycle (W41) <		



WATCHDOG TIMER

Watchdog timer provides a method to reset the system when a program run-away occurs. Watchdog timer consists of timer WDT(16-bit binary counter), watchdog timer enable flag (WEF), and watchdog timer flags (WDF1, WDF2).

The timer WDT downcounts the instruction clocks as the count source from "FFFF16" after system is released from reset.

After the count is started, when the timer WDT underflow occurs (after the count value of timer WDT reaches "000016," the next count pulse is input), the WDF1 flag is set to "1."

If the WRST instruction is never executed until the timer WDT underflow occurs (until timer WDT counts 65534), WDF2 flag is set to "1," and the $\overrightarrow{\text{RESET}}$ pin outputs "L" level to reset the microcomputer.

Execute the WRST instruction at each period of 65534 machine cycle or less by software when using watchdog timer to keep the microcomputer operating normally.

When the WEF flag is set to "1" after system is released from reset, the watchdog timer function is valid.


When the DWDT instruction and the WRST instruction are executed continuously, the WEF flag is cleared to "0" and the watchdog timer function is invalid.

The WEF flag is set to "1" at system reset or RAM back-up mode.

The WRST instruction has the skip function. When the WRST instruction is executed while the WDF1 flag is "1", the WDF1 flag is cleared to "0" and the next instruction is skipped.

When the WRST instruction is executed while the WDF1 flag is "0", the next instruction is not skipped.

The skip function of the WRST instruction can be used even when the watchdog timer function is invalid.



(5) The output transistor of RESET pin is turned "ON" by the watchdog reset signal and system reset is executed.

Note: The number of count is equal to the number of cycle because the count source of watchdog timer is the instruction clock.

Fig. 32 Watchdog timer function



查询"M34519M8-XXXFP"供应商

When the watchdog timer is used, clear the WDF1 flag at the period of 65534 machine cycles or less with the WRST instruction. When the watchdog timer is not used, execute the DWDT instruction and the WRST instruction continuously (refer to Figure 33).

The watchdog timer is not stopped with only the DWDT instruction. The contents of WDF1 flag and timer WDT are initialized at the RAM back-up mode.

When using the watchdog timer and the RAM back-up mode, initialize the WDF1 flag with the WRST instruction just before the microcomputer enters the RAM back-up state (refer to Figure 34). The watchdog timer function is valid after system is returned from the RAM back-up. When not using the watchdog timer function, execute the DWDT instruction and the WRST instruction continuously every system is returned from the RAM back-up, and stop the watchdog timer function.

WRST	; WDF1 flag cleared
:	
DI DWDT WRST	; Watchdog timer function enabled/disabled ; WEF and WDF1 flags cleared
-	

Fig. 33 Program example	to start/stop wat	chdog timer
-------------------------	-------------------	-------------

:		
WRST	; WDF1 flag cleared	
NOP		
DI	; Interrupt disabled	
EPOF	; POF instruction enabled	
POF		
\downarrow		
Oscillation	stop	
:		

Fig. 34 Program example to enter the mode when using the watchdog timer




查询"M34519M8-XXXFP"供应商

A/D CONVERTER (Comparator)

The 4519 Group has a built-in A/D conversion circuit that performs conversion by 10-bit successive comparison method. Table 11 shows the characteristics of this A/D converter. This A/D converter can also be used as an 8-bit comparator to compare analog voltages input from the analog input pin with preset values.

Table 11 A/D converter characteristics

Parameter	Characteristics					
Conversion format	Successive comparison method					
Resolution	10 bits					
Relative accuracy	Linearity error: $\pm 2LSB$ (2.7 V \leq VDD $\leq 5.5V$)					
	Differential non-linearity error:					
	± 0.9 LSB (2.2 V \leq VDD \leq 5.5V)					
Conversion speed	31 μ s (f(XIN) = 6 MHz, STCK = f(XIN) (XIN through-mode), ADCK = INSTCK/6)					
Analog input pin	8					



The value of the comparator register is retained even when the mode is switched to the A/D conversion mode (Q13=0) because it is separated from the successive comparison register (AD). Also, the resolution in the comparator mode is 8 bits because the comparator register consists of 8 bits.

Fig. 35 A/D conversion circuit structure



Table 12 A/D control registers

	A/D control register Q1		at	rese	t : 00002	at RAM back-up : state retained	R/W TAQ1/TQ1A
Q13	A/D operation mode selection bit	A/D) con	versi	on mode		
<u>a</u> lo		Cor	mpar	ator	mode		
		Q12	Q11	Q10		Analog input pins	
Q12		0	0	0	AINO		
		0	0	1	AIN1		
	Analog input pin selection bits	0	1	0	AIN2		
Q11		0	1	1	Аімз		
		1	0	0	AIN4		
		1	0	1	Ain5		
Q10		1	1	0	Ain6		
		1	1	1	Ain7		

	A/D control register Q2	at reset : 00002		at RAM back-up : state retained	R/W TAQ2/TQ2A
Q23	P40/AIN4, P41/AIN5, P42/AIN6, P43/AIN7	0 P40, P41, P42, P43		3	
Q23	pin function selection bit	1	AIN4, AIN5, AIN6, AI	N7	
Q22		0	P62, P63		
0,22	P62/AIN2, P63/AIN3 pin function selection bit	1	AIN2, AIN3		
024	Q21 P61/AIN1 pin function selection bit		P61		
QZI			AIN1		
020	Q20 P60/AIN0 pin function selection bit	0	P60		
Q20		1	AINO		

	A/D control register Q3	at r		reset : 00002	at RAM back-up : state retained	R/W TAQ3/TQ3A
Q33	Not used	0		This bit has no function, but read/write is enabled.		
Q32)	Instruction clock (INSTCK)		
Q32	A/D converter operation clock selection bit	-	1 On-chip oscillator (f(F		f(RING))	
		Q31	Q30		Division ratio	
Q31		0	0	Frequency divided	by 6	
	A/D converter operation clock division ratio selection bits	0	1	Frequency divided	by 12	
Q30		1	0	Frequency divided	by 24	
		1	1	Frequency divided	by 48	

Note: "R" represents read enabled, and "W" represents write enabled.



(1) A/D control register

A/D control register Q1

Register Q1 controls the selection of A/D operation mode and the selection of analog input pins. Set the contents of this register through register A with the TQ1A instruction. The TAQ1 instruction can be used to transfer the contents of register Q1 to register A.

• A/D control register Q2

Register Q2 controls the selection of P40/AIN4–P43/AIN7, P60/ AIN0–P63/AIN3. Set the contents of this register through register A with the TQ2A instruction. The TAQ2 instruction can be used to transfer the contents of register Q2 to register A.

• A/D control register Q3

Register Q3 controls the selection of A/D converter operation clock. Set the contents of this register through register A with the TQ3A instruction. The TAQ3 instruction can be used to transfer the contents of register Q3 to register A.

(2) Operating at A/D conversion mode

The A/D conversion mode is set by setting the bit 3 of register Q1 to "0."

(3) Successive comparison register AD

Register AD stores the A/D conversion result of an analog input in 10-bit digital data format. The contents of the high-order 8 bits of this register can be stored in register B and register A with the TABAD instruction. The contents of the low-order 2 bits of this register can be stored into the high-order 2 bits of register A with the TALA instruction. However, do not execute these instructions during A/D conversion.

When the contents of register AD is n, the logic value of the comparison voltage V_{ref} generated from the built-in D/A converter can be obtained with the reference voltage VDD by the following formula:

Logic value of comparison voltage Vref $V_{ref} = \frac{V_{DD}}{1024} \times n$ n: The value of register AD (n = 0 to 1023)

(4) A/D conversion completion flag (ADF)

A/D conversion completion flag (ADF) is set to "1" when A/D conversion completes. The state of ADF flag can be examined with the skip instruction (SNZAD). Use the interrupt control register V2 to select the interrupt or the skip instruction.

The ADF flag is cleared to "0" when the interrupt occurs or when the next instruction is skipped with the skip instruction.

(5) A/D conversion start instruction (ADST)

A/D conversion starts when the ADST instruction is executed. The conversion result is automatically stored in the register AD.

(6) Operation description

A/D conversion is started with the A/D conversion start instruction (ADST). The internal operation during A/D conversion is as follows:

- 0 When the A/D conversion starts, the register AD is cleared to "00016."
- @ Next, the topmost bit of the register AD is set to "1," and the comparison voltage V_{ref} is compared with the analog input voltage V_{IN} .
- ③ When the comparison result is Vref < VIN, the topmost bit of the register AD remains set to "1." When the comparison result is Vref > VIN, it is cleared to "0."

The 4519 Group repeats this operation to the lowermost bit of the register AD to convert an analog value to a digital value. A/D conversion stops after 2 machine cycles + A/D conversion clock (31 μ s when f(XIN) = 6.0 MHz in XIN through mode, f(ADCK) = f(INSTCK)/ 6) from the start, and the conversion result is stored in the register AD. An A/D interrupt activated condition is satisfied and the ADF flag is set to "1" as soon as A/D conversion completes (Figure 36).

Table 13 Change of successive comparison register AD during A/D conversion

At starting conversion	Change of successive comparison register AD Comparison voltage (Vref) value
1st comparison	1 0 0 0 0 2
2nd comparison	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$
3rd comparison	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$
After 10th comparison	A/D conversion result
completes	*1 *2 *3 *8 *9 *A 2 ± ± ± 1024

*1: 1st comparison result

*2: 2nd comparison result

*3: 3rd comparison result*9: 9th comparison result


*8: 8th comparison result

t *A: 10th comparison result



(7) A/D conversion timing chart

Figure 36 shows the A/D conversion timing chart.





(8) How to use A/D conversion

How to use A/D conversion is explained using as example in which the analog input from P60/AIN0 pin is A/D converted, and the highorder 4 bits of the converted data are stored in address M(Z, X, Y)= (0, 0, 0), the middle-order 4 bits in address M(Z, X, Y) = (0, 0, 1), and the low-order 2 bits in address M(Z, X, Y) = (0, 0, 2) of RAM. The A/D interrupt is not used in this example.

Instruction clock/6 is selected as the A/D converter operation clock.

- ① Select the AINO pin function with the bit 0 of the register Q2. Select the AINO pin function and A/D conversion mode with the register Q1. Also, the instruction clock divided by 6 is selected with the register Q3. (refer to Figure 37)
- ⁽²⁾ Execute the ADST instruction and start A/D conversion.
- ③ Examine the state of ADF flag with the SNZAD instruction to determine the end of A/D conversion.
- Transfer the low-order 2 bits of converted data to the high-order 2 bits of register A (TALA instruction).
- (5) Transfer the contents of register A to M (Z, X, Y) = (0, 0, 2).
- Transfer the high-order 8 bits of converted data to registers A and B (TABAD instruction).
- \odot Transfer the contents of register A to M (Z, X, Y) = (0, 0, 1).
- $\$ Transfer the contents of register B to register A, and then, store into M(Z, X, Y) = (0, 0, 0).




Fig. 37 Setting registers



(9) Operation at comparator mode

The A/D converter is set to comparator mode by setting bit 3 of the register Q1 to "1."

Below, the operation at comparator mode is described.

(10) Comparator register

In comparator mode, the built-in D/A comparator is connected to the 8-bit comparator register as a register for setting comparison voltages. The contents of register B is stored in the high-order 4 bits of the comparator register and the contents of register A is stored in the low-order 4 bits of the comparator register with the TADAB instruction.

When changing from A/D conversion mode to comparator mode, the result of A/D conversion (register AD) is undefined.

However, because the comparator register is separated from register AD, the value is retained even when changing from comparator mode to A/D conversion mode. Note that the comparator register can be written and read at only comparator mode.

If the value in the comparator register is n, the logic value of comparison voltage Vref generated by the built-in D/A converter can be determined from the following formula:

Logic value of comparison voltage Vref

$$V_{ref} = \frac{V_{DD}}{256} \times n$$

n: The value of register AD (n = 0 to 255)

(11) Comparison result store flag (ADF)

In comparator mode, the ADF flag, which shows completion of A/D conversion, stores the results of comparing the analog input voltage with the comparison voltage. When the analog input voltage is lower than the comparison voltage, the ADF flag is set to "1." The state of ADF flag can be examined with the skip instruction (SNZAD). Use the interrupt control register V2 to select the interrupt or the skip instruction.

The ADF flag is cleared to "0" when the interrupt occurs or when the next instruction is skipped with the skip instruction.

(12) Comparator operation start instruction (ADST instruction)

In comparator mode, executing ADST starts the comparator operating.

The comparator stops 2 machine cycles + A/D conversion clock f(ADCK) 1 clock after it has started (4 μ s at f(XIN) = 6.0 MHz in XIN through mode, f(ADCK) = f(INSTCK)/6). When the analog input voltage is lower than the comparison voltage, the ADF flag is set to "1."

(13) Notes for the use of A/D conversion

TALA instruction

When the TALA instruction is executed, the low-order 2 bits of register AD is transferred to the high-order 2 bits of register A, simultaneously, the low-order 2 bits of register A is "0."

• Operation mode of A/D converter

Do not change the operating mode (both A/D conversion mode and comparator mode) of A/D converter with the bit 3 of register Q1 while the A/D converter is operating.

Clear the bit 2 of register V2 to "0" to change the operating mode of the A/D converter from the comparator mode to A/D conversion mode.

The A/D conversion completion flag (ADF) may be set when the operating mode of the A/D converter is changed from the comparator mode to the A/D conversion mode. Accordingly, set a value to the register Q1, and execute the SNZAD instruction to clear the ADF flag.




Fig. 38 Comparator operation timing chart



查询"M34519M8-XXXFP"供应商

(14) Definition of A/D converter accuracy

- The A/D conversion accuracy is defined below (refer to Figure 39).
- Relative accuracy
 - 1) Zero transition voltage (VoT)
 - This means an analog input voltage when the actual A/D conversion output data changes from "0" to "1."
 - ② Full-scale transition voltage (VFST)
 - This means an analog input voltage when the actual A/D conversion output data changes from "1023" to "1022."
 - 3 Linearity error
 - This means a deviation from the line between VoT and VFST of a converted value between VoT and VFST.
 - ④ Differential non-linearity error

This means a deviation from the input potential difference required to change a converter value between VoT and VFST by 1 LSB at the relative accuracy.

Absolute accuracy

This means a deviation from the ideal characteristics between 0 to VDD of actual A/D conversion characteristics.

- Vn: Analog input voltage when the output data changes from "n" to "n+1" (n = 0 to 1022)
- 1LSB at relative accuracy $\rightarrow \frac{VFST-V0T}{1022}$ (V)
- 1LSB at absolute accuracy $\rightarrow \frac{VDD}{1024}$ (V)




Fig. 39 Definition of A/D conversion accuracy

RENESAS

查询"M34519M8-XXXFP"供应商

SERIAL I/O

The 4519 Group has a built-in clock synchronous serial I/O which can serially transmit or receive 8-bit data.

- Serial I/O consists of;
- serial I/O register SI
- serial I/O control register J1
- serial I/O transmit/receive completion flag (SIOF)
- serial I/O counter

Registers A and B are used to perform data transfer with internal CPU, and the serial I/O pins are used for external data transfer. The pin functions of the serial I/O pins can be set with the register J1.

Table 14 Serial I/O pins

Pin	Pin function when selecting serial I/O				
P20/SCK	Clock I/O (SCK)				
P21/SOUT	Serial data output (SOUT)				
P22/SIN	Serial data input (SIN)				

Note: Even when the SCK, SOUT, SIN pin functions are used, the input of P20, P21, P22 are valid.




Fig. 40 Serial I/O structure

Table 15 Serial I/O control register

	Serial I/O control register J1	at reset : 00002		reset : 00002	at RAM back-up : state retained	R/W TAJ1/TJ1A
			J12		Synchronous clock	
J13		0	0	Instruction clock (II	NSTCK) divided by 8	
	Serial I/O synchronous clock selection bits	0	1	Instruction clock (II	NSTCK) divided by 4	
J12	J12	1	0	Instruction clock (INSTCK) divided by 2		
		1	1	External clock (SCI	< input)	
			J1 0	Port function		
J11		0	0	P20, P21,P22 selec	ted/Sck, Sout, Sin not selected	
	J10 Serial I/O port function selection bits	0	1	SCK, SOUT, P22 selected/P20, P21, SIN not selected		
J10		1	0	SCK, P21, SIN selec	cted/P20, SOUT, P22 not selected	
			1	SCK, SOUT, SIN sel	ected/P20, P21,P22 not selected	

Note: "R" represents read enabled, and "W" represents write enabled.




Fig. 41 Serial I/O register state when transferring

(1) Serial I/O register SI

Serial I/O register SI is the 8-bit data transfer serial/parallel conversion register. Data can be set to register SI through registers A and B with the TSIAB instruction. The contents of register A is transmitted to the low-order 4 bits of register SI, and the contents of register B is transmitted to the high-order 4 bits of register SI.

During transmission, each bit data is transmitted LSB first from the lowermost bit (bit 0) of register SI, and during reception, each bit data is received LSB first to register SI starting from the topmost bit (bit 7).

When register SI is used as a work register without using serial I/O, do not select the SCK pin.

(2) Serial I/O transmit/receive completion flag (SIOF)

Serial I/O transmit/receive completion flag (SIOF) is set to "1" when serial data transmission or reception completes. The state of SIOF flag can be examined with the skip instruction (SNZSI). Use the interrupt control register V2 to select the interrupt or the skip instruction.

The SIOF flag is cleared to "0" when the interrupt occurs or when the next instruction is skipped with the skip instruction.

(3) Serial I/O start instruction (SST)

When the SST instruction is executed, the SIOF flag is cleared to "0" and then serial I/O transmission/reception is started.

(4) Serial I/O control register J1

Register J1 controls the synchronous clock, P20/SCK, P21/SOUT and P22/SIN pin function. Set the contents of this register through register A with the TJ1A instruction. The TAJ1 instruction can be used to transfer the contents of register J1 to register A.



查询"M34519M8-XXXFP"供应商

(5) How to use serial I/O

Figure 42 shows the serial I/O connection example. Serial I/O interrupt is not used in this example. In the actual wiring, pull up the

wiring between each pin with a resistor. Figure 42 shows the data transfer timing and Table 16 shows the data transfer sequence.




Fig. 42 Serial I/O connection example






Fig. 43 Timing of serial I/O data transfer



Table 16 Processing sequence of data transfer from master to slave

Master (transmission)	Slave (reception)
[Initial setting]	[Initial setting]
• Setting the serial I/O mode register J1 and inter- rupt control register V2 shown in Figure 42.	• Setting serial I/O mode register J1, and interrupt control register V2 shown in Figure 42.
TJ1A and TV2A instructions	TJ1A and TV2A instructions
• Setting the port received the reception enable signal (SRDY) to the input mode.	• Setting the port transmitted the reception enable signal (SRDY) and outputting "H" level (reception impossible).
(Port D3 is used in this example)	(Port D3 is used in this example)
SD instruction	SD instruction
* [Transmission enable state]	*[Reception enable state]
• Storing transmission data to serial I/O register SI.	• The SIOF flag is cleared to "0."
TSIAB instruction	SST instruction
	• "L" level (reception possible) is output from port D3.
	RD instruction
[Transmission]	[Reception]
 Check port D3 is "L" level. 	
SZD instruction	
•Serial transfer starts.	
SST instruction	
•Check transmission completes.	Check reception completes.
•Wait (timing when continuously transferring)	• "H" level is output from port D3.
	SD instruction
	[Data processing]

1-byte data is serially transferred on this process. Subsequently, data can be transferred continuously by repeating the process from *. When an external clock is selected as a synchronous clock, the

clock is not controlled internally. Control the clock externally because serial transfer is performed as long as clock is externally input. (Unlike an internal clock, an external clock is not stopped when serial transfer is completed.) However, the SIOF flag is set to "1" when the clock is counted 8 times after executing the SST instruction. Be sure to set the initial level of the external clock to "H."



RESET FUNCTION

System reset is performed by applying "L" level to RESET pin for 1 machine cycle or more when the following condition is satisfied; the value of supply voltage is the minimum value or more of the recommended operating conditions.

Then when "H" level is applied to RESET pin, software starts from address 0 in page 0.





Fig. 44 Reset release timing







查询"M34519M8-XXXFP"供应商

Reset can be automatically performed at power on (power-on reset) by the built-in power-on reset circuit. When the built-in power-on reset circuit is used, the time for the supply voltage to rise from 0 V until the value of supply voltage reaches the minimum operating voltage must be set to 100 μ s or less. If the rising time exceeds 100 μ s, connect a capacitor between the RESET pin and Vss at the shortest distance, and input "L" level to RESET pin until the value of supply voltage reaches the minimum operating voltage.




Fig. 46 Structure of reset pin and its peripherals, and power-on reset operation

Table 17 Port state at reset

Name	Function	State
D0-D5	D0-D5	High-impedance (Notes 1, 2)
D6/CNTR0	D6	High-impedance (Notes 1, 2)
D7/CNTR1	D7	High-impedance (Notes 1, 2)
P00-P03	P00-P03	High-impedance (Notes 1, 2, 3)
P10–P13	P10-P13	High-impedance (Notes 1, 2, 3)
Р20/Sck, Р21/Sout, Р22/Sin	P20-P22	High-impedance (Note 1)
P30/INT0, P31/INT1, P32, P33	P30-P33	High-impedance (Note 1)
P40/AIN4-P43/AIN7	P40-P43	High-impedance (Note 1)
P50–P53	P50-P53	High-impedance (Notes 1, 2)
P60/AIN0-P63/AIN3	P60-P63	High-impedance (Note 1)

Notes 1: Output latch is set to "1."

2: Output structure is N-channel open-drain.

3: Pull-up transistor is turned OFF.



(2) Internal state at reset

Figure 47 and 48 show internal state at reset (they are the same after system is released from reset). The contents of timers, registers, flags and RAM except shown in Figure are undefined, so set the initial value to them.

Program counter (PC)	$\dots \dots $
Address 0 in page 0 is set to program counter.	
Interrupt enable flag (INTE)	
Power down flag (P)	0
External 0 interrupt request flag (EXF0)	0
• External 1 interrupt request flag (EXF1)	0
Interrupt control register V1	
Interrupt control register V2	
Interrupt control register I1	
Interrupt control register I2	
Timer 1 interrupt request flag (T1F)	
Timer 2 interrupt request flag (T2F)	0
Timer 3 interrupt request flag (T3F)	0
Timer 4 interrupt request flag (T4F)	0
Watchdog timer flags (WDF1, WDF2)	
Watchdog timer enable flag (WEF)	
Timer control register PA	
Timer control register W1	
Timer control register W2	
Timer control register W3	
Timer control register W4	
Timer control register W5	
Timer control register W6	
Clock control register MR	
Clock control register RG	
Serial I/O transmit/receive completion flag (SIOF)	
Serial I/O mode register J1	
	serial I/O port not selected)
Serial I/O register SI	
A/D conversion completion flag (ADF)	
A/D control register Q1	
A/D control register Q2	
A/D control register Q3	
Successive comparison register AD	
Comparator register	
Key-on wakeup control register K0	
Key-on wakeup control register K1	
Key-on wakeup control register K2	
Pull-up control register PU0	
Pull-up control register PU0 Pull-up control register PU1	

Fig. 47 Internal state at reset 1



FUNCTION BLOCK OPERATIONS

查询"M34519M8-XXXFP"供应商

Port output structure control register FR0	
Port output structure control register FR1	
Port output structure control register FR2	
Port output structure control register FR3	
Carry flag (CY)	0
Register A	
Register B	
Register D	XXX
Register E	
Register X	
Register Y	
Register Z	X X
Stack pointer (SP)	
Operation source clock	On-chip oscillator (operating)
Ceramic resonator circuit	
RC oscillation circuit	Stop
Quartz-crystal oscillation circuit	Stor

"X" represents undefined.

Fig. 48 Internal state at reset 2



FUNCTION BLOCK OPERATIONS

查询"M34519M8-XXXFP"供应商

VOLTAGE DROP DETECTION CIRCUIT

The built-in voltage drop detection circuit is designed to detect a drop in voltage and to reset the microcomputer if the supply voltage drops below a set value.




Fig. 49 Voltage drop detection reset circuit




Fig. 50 Voltage drop detection circuit operation waveform

Table 18 Voltage drop detection circuit operation state

VDCE pin	At CPU operating	At RAM back-up
"L"	Invalid	Invalid
"H"	Valid	Valid



RAM BACK-UP MODE

The 4519 Group has the RAM back-up mode.

When the EPOF and POF instructions are executed continuously, system enters the RAM back-up state. The POF instruction is equal to the NOP instruction when the EPOF instruction is not executed before the POF instruction.

As oscillation stops retaining RAM, the function of reset circuit and states at RAM back-up mode, current dissipation can be reduced without losing the contents of RAM. Table 18 shows the function and states retained at RAM back-up. Figure 51 shows the state transition.

(1) Identification of the start condition

Warm start (return from the RAM back-up state) or cold start (return from the normal reset state) can be identified by examining the state of the RAM back-up flag (P) with the SNZP instruction.

(2) Warm start condition

When the external wakeup signal is input after the system enters the RAM back-up state by executing the EPOF and POF instructions continuously, the CPU starts executing the program from address 0 in page 0. In this case, the P flag is "1."

(3) Cold start condition

The CPU starts executing the program from address 0 in page 0 when;

- · reset pulse is input to RESET pin, or
- · reset by watchdog timer is performed, or
- · voltage drop detection circuit detects the voltage drop, or

SRST instruction is executed.

In this case, the P flag is "0."

Table 19 Functions and states retained at RAM back-up

Function	RAM back-up
Program counter (PC), registers A, B,	
carry flag (CY), stack pointer (SP) (Note 2)	×
Contents of RAM	0
Interrupt control registers V1, V2	x
Interrupt control registers I1, I2	0
Selection of oscillation circuit	0
Clock control register MR	x
Timer 1 function	(Note 3)
Timer 2 function	(Note 3)
Timer 3 function	(Note 3)
Timer 4 function	(Note 3)
Watchdog timer function	X (Note 4)
Timer control register PA, W4	X
Timer control registers W1 to W3, W5, W6	0
Serial I/O function	×
Serial I/O mode register J1	0
A/D conversion function	×
A/D control registers Q1 to Q3	0
Voltage drop detection circuit	O (Note 5)
Port level	0
Key-on wakeup control register K0 to K2	0
Pull-up control registers PU0, PU1	0
Port output direction registers FR0 to FR3	0
External 0 interrupt request flag (EXF0)	×
External 1 interrupt request flag (EXF1)	×
Timer 1 interrupt request flag (T1F)	(Note 3)
Timer 2 interrupt request flag (T2F)	(Note 3)
Timer 3 interrupt request flag (T3F)	(Note 3)
Timer 4 interrupt request flag (T4F)	(Note 3)
A/D conversion completion flag (ADF)	×
Serial I/O transmission/reception completion flag	×
(SIOF)	
Interrupt enable flag (INTE)	×
Watchdog timer flags (WDF1, WDF2)	X (Note 4)
Watchdog timer enable flag (WEF)	X (Note 4)

Notes 1:"O" represents that the function can be retained, and "X" represents that the function is initialized. Registers and flags other than the above are undefined at RAM

back-up, and set an initial value after returning.

2: The stack pointer (SP) points the level of the stack register and is initialized to "7" at RAM back-up.

3: The state of the timer is undefined.

- 4: Initialize the watchdog timer with the WRST instruction, and then execute the POF instruction.
- 5: The valid/invalid of the voltage drop detection circuit can be controlled only by VDCE pin.



(4) Return signal

An external wakeup signal is used to return from the RAM back-up mode because the oscillation is stopped. Table 19 shows the return condition for each return source.

(5) Related registers

• Key-on wakeup control register K0

Register K0 controls the ports P0 and P1 key-on wakeup function. Set the contents of this register through register A with the TK0A instruction. In addition, the TAK0 instruction can be used to transfer the contents of register K0 to register A.

• Key-on wakeup control register K1

Register K1 controls the return condition and valid waveform/ level selection for port P0. Set the contents of this register through register A with the TK1A instruction. In addition, the TAK1 instruction can be used to transfer the contents of register K1 to register A.

Key-on wakeup control register K2

Register K2 controls the INT0 and INT1 key-on wakeup functions and return condition function. Set the contents of this register through register A with the TK2A instruction. In addition, the TAK2 instruction can be used to transfer the contents of register K2 to register A. • Pull-up control register PU0

Register PU0 controls the ON/OFF of the port P0 pull-up transistor. Set the contents of this register through register A with the TPU0A instruction. In addition, the TAPU0 instruction can be used to transfer the contents of register PU0 to register A.

• Pull-up control register PU1

Register PU1 controls the ON/OFF of the port P1 pull-up transistor. Set the contents of this register through register A with the TPU1A instruction. In addition, the TAPU1 instruction can be used to transfer the contents of register PU0 to register A.

• External interrupt control register I1

Register I1 controls the valid waveform of external 0 interrupt, input control of INT0 pin, and return input level. Set the contents of this register through register A with the TI1A instruction. In addition, the TAI1 instruction can be used to transfer the contents of register I1 to register A.

• External interrupt control register I2

Register I2 controls the valid waveform of external 1 interrupt, input control of INT1 pin, and return input level. Set the contents of this register through register A with the TI2A instruction. In addition, the TAI2 instruction can be used to transfer the contents of register I2 to register A.

R	Return source Return condition		Remarks
signal		"L" level input, or rising edge	The key-on wakeup function can be selected with 2 port units. Select the re- turn level ("L" level or "H" level), and return condition (return by level or edge) with the register K1 according to the external state before going into the RAM back-up state.
wakeup si	Ports P10-P13	Return by an external "L" level input.	The key-on wakeup function can be selected with 2 port units. Set the port using the key-on wakeup function to "H" level before going into the RAM back-up state.
External w	INTO INT1	"L" level input, or rising edge	Select the return level ("L" level or "H" level) with the registers I1 and I2 ac- cording to the external state, and return condition (return by level or edge) with the register K2 before going into the RAM back-up state.
		The external interrupt request flags (EXF0, EXF1) are not set.	

Table 20 Return source and return condition






Fig. 52 Set source and clear source of the P flag

Fig. 53 Start condition identified example using the SNZP instruction



Table 21 Key-on wakeup control register, pull-up control register

	Key-on wakeup control register K0	at	reset : 00002	at RAM back-up : state retained	R/W TAK0/TK0A	
K03	Pins P12 and P13 key-on wakeup	0 Key-on wakeup not		used		
KU3	control bit	1	Key-on wakeup use	ed		
K02	Pins P10 and P11 key-on wakeup	0	Key-on wakeup not	used		
K02	control bit	1	Key-on wakeup use	ed		
K01	Pins P02 and P03 key-on wakeup	0	Key-on wakeup not	used		
KU1	control bit	1	Key-on wakeup use	ed		
K00	Pins P00 and P01 key-on wakeup	0	Key-on wakeup not	used		
K00	control bit	1	Key-on wakeup use	ed		
Key-on wakeup control register K1		at	reset : 00002	at RAM back-up : state retained	R/W TAK1/TK1A	
K13	Ports P02 and P03 return condition selection	0	Return by level			
K13	bit	1 Return by edge				
K12	Ports P02 and P03 valid waveform/	0 Falling waveform/"L		" level		
K12	level selection bit	1 Rising waveform/"H		l" level		
K1 1	Ports P01 and P00 return condition selection	0	Return by level			
K11	bit	1	Return by edge			
K10	Ports P01 and P00 valid waveform/	0	Falling waveform/"L	_" level		
K10	level selection bit	1	Rising waveform/"H	'H" level		
	Key-on wakeup control register K2	at	reset : 00002	at RAM back-up : state retained	R/W TAK2/TK2A	
K23	INT1 nin return condition coloction bit	0	Return by level			
NZ3	INT1 pin return condition selection bit	1	Return by edge			
K22			0 Key-on wakeup not used			
NZ2	INT1 pin key-on wakeup contro bit	1	Key-on wakeup use	ed		
K21	INT0 pin return condition selection bit	0	Return by level			
NZ1		1	Return by edge			
K20	INT0 pin key-on wakeup contro bit	0	Key-on wakeup not	used		
r\ZU		1	Key-on wakeup use	ed		



Table 22 Key-on wakeup control register, pull-up control register

	Pull-up control register PU0	at reset : 00002		at RAM back-up : state retained	R/W TAPU0/ TPU0A
PU03	P03 pin pull-up transistor	0	Pull-up transistor O	FF	
P003	control bit	1	Pull-up transistor O	N	
	P02 pin pull-up transistor	0	Pull-up transistor O	FF	
PU02	control bit	1	Pull-up transistor O	N	
	P01 pin pull-up transistor	0	Pull-up transistor O	FF	
PU01	control bit	1	Pull-up transistor O	N	
DI IO-	P00 pin pull-up transistor	0 Pull-up transistor O		FF	
PU00	control bit	1 Pull-up transistor ON			
	Pull-up control register PU1	at	reset : 00002	at RAM back-up : state retained	R/W TAPU1/ TPU1A
	P13 pin pull-up transistor	0 Pull-up transistor C		FF	
PU13	control bit	1 Pull-up transistor ON			
DUIA	P12 pin pull-up transistor	0	0 Pull-up transistor OFF		
PU12	control bit	1 Pull-up transistor ON			
	P11 pin pull-up transistor	0 Pull-up transistor OFF			
PU11	control bit	1 Pull-up transistor ON			
DI IA.	P10 pin pull-up transistor	0	Pull-up transistor O	FF	
PU10	control bit	1 Pull-up transistor ON			



CLOCK CONTROL

- The clock control circuit consists of the following circuits.
- On-chip oscillator (internal oscillator)
- Ceramic resonator
- RC oscillation circuit
- Quartz-crystal oscillation circuit
- Multi-plexer (clock selection circuit)
- Frequency divider
- Internal clock generating circuit

The system clock and the instruction clock are generated as the source clock for operation by these circuits.

Figure 54 shows the structure of the clock control circuit.

The 4519 Group operates by the on-chip oscillator clock (f(RING)) which is the internal oscillator after system is released from reset. Also, the ceramic resonator, the RC oscillation or quartz-crystal oscillator can be used for the main clock (f(XIN)) of the 4519 Group. The CMCK instruction, CRCK instruction or CYCK instruction is executed to select the ceramic resonator, RC oscillator or quartz-crystal oscillator respectively.

The CMCK, CRCK, and CYCK instructions can be used only to select main clock (f(XIN)). In this time, the start of oscillation and the switch of system clock are not performed.

The oscillation start/stop of main clock f(XIN) is controlled by bit 1 of register MR. The system clock is selected by bit 0 of register MR. The oscillation start/stop of on-chip oscillator is controlled by register RG.

The oscillation circuit by the CMCK, CRCK or CYCK instruction can be selected only at once.

The oscillation circuit corresponding to the first executed one of these instructions is valid.

Execute the main clock (f(XIN)) selection instruction (CMCK, CRCK or CYCK instruction) in the initial setting routine of program (executing it in address 0 in page 0 is recommended).

When the CMCK, CRCK, and CYCK instructions are never executed, main clock (f(XIN)) cannot be used and system can be operated only by on-chip oscillator.

The no operated clock source (f(RING)) or (f(XIN)) cannot be used for the system clock. Also, the clock source (f(RING) or f(XIN)) selected for the system clock cannot be stopped.




Fig. 54 Clock control circuit structure



(1) Main clock generating circuit (f(XIN))

The ceramic resonator, RC oscillation or quartz-crystal oscillator can be used for the main clock of this MCU.

After system is released from reset, the MCU starts operation by the clock output from the on-chip oscillator which is the internal oscillator.

When the ceramic resonator is used, execute the CMCK instruction. When the RC oscillation is used, execute the CRCK instruction. When the quartz-crystal oscillator is used, execute the CYCK instruction. The oscillation start/stop of main clock f(XIN) is controlled by bit 1 of register MR. The system clock is selected by bit 0 of register MR. The oscillation circuit by the CMCK, CRCK or CYCK instruction can be selected only at once. The oscillation circuit corresponding to the first executed one of these instructions is valid.

Execute the CMCK, CRCK or CYCK instruction in the initial setting routine of program (executing it in address 0 in page 0 is recommended). Also, when the CMCK, CRCK or CYCK instruction is not executed in program, this MCU operates by the on-chip oscillator.




Fig. 55 Switch to ceramic resonance/RC oscillation/quartz-crystal oscillation



(2) On-chip oscillator operation

When the MCU operates by the on-chip oscillator as the main clock (f(XIN)) without using the ceramic resonator, RC oscillator or quartz-crystal oscillation, leave XIN pin and XOUT pin open (Figure 56).

The clock frequency of the on-chip oscillator depends on the supply voltage and the operation temperature range.

Be careful that the margin of frequencies when designing application products.

(3) Ceramic resonator

When the ceramic resonator is used as the main clock (f(XIN)), connect the ceramic resonator and the external circuit to pins XIN and XOUT at the shortest distance. Then, execute the CMCK instruction. A feedback resistor is built in between pins XIN and XOUT (Figure 57).

(4) RC oscillation

When the RC oscillation is used as the main clock (f(XIN)), connect the XIN pin to the external circuit of resistor R and the capacitor C at the shortest distance and leave XOUT pin open. Then, execute the CRCK instruction (Figure 58).

The frequency is affected by a capacitor, a resistor and a microcomputer. So, set the constants within the range of the frequency limits.

(5) Quartz-crystal oscillator

When a quartz-crystal oscillator is used as the main clock (f(XIN)), connect this external circuit and a quartz-crystal oscillator to pins XIN and XOUT at the shortest distance. Then, execute the CYCK instruction. A feedback resistor is built in between pins XIN and XOUT (Figure 59).

(6) External clock

When the external clock signal for the main clock (f(XIN)) is used, connect the clock source to XIN pin and XOUT pin open. In program, after the CMCK instruction is executed, set main clock (f(XIN)) oscillation start to be enabled (MR1=0).

For this product, when RAM back-up mode and main clock (f(XIN)) stop (MR1=1), XIN pin is fixed to "H" in order to avoid the through current by floating of internal logic. The XIN pin is fixed to "H" until main clock (f(XIN)) oscillation starts to be valid (MR1=0) by the CMCK instruction from reset state. Accordingly, when an external clock is used, connect a 1 k Ω or more resistor to XIN pin in series to limit of current by competitive signal.




Fig. 56 Handling of XIN and XOUT when operating on-chip oscillator







Fig. 57 Ceramic resonator external circuit












Fig. 60 External clock input circuit



(7) Clock control register MR

Register MR controls system clock. Set the contents of this register through register A with the TMRA instruction. In addition, the TAMR instruction can be used to transfer the contents of register MR to register A.

(8) Clock control register RG

Register RG controls start/stop of on-chip oscillator. Set the contents of this register through register A with the TRGA instruction.

Table 23 Clock control registers

	Clock control register MR		at reset : 11112		at RAM back-up : 11112	TAMR/ TMRA
			MR2		Operation mode	
MR3		0	0	Through mode (free	quency not divided)	
	Operation mode selection bits		1	Frequency divided I	by 2 mode	
MR2	MB2	1	0	Frequency divided I	by 4 mode	
			1	Frequency divided I	by 8 mode	
MP1	MR1 Main clock f(XIN) oscillation circuit control bit)	Main clock (f(XIN))	oscillation enabled	
			1	Main clock (f(XIN))	oscillation stop	
MRo	MR0 System clock oscillation source selection bit —)	Main clock (f(XIN))		
			1	Main clock (f(RING)		

	Clock control register RG	at reset : 02		at RAM back-up : 02	W TRGA
RGo	RG0 On-chip oscillator (f(RING)) control bit	0	On-chip oscillator (f(RING)) oscillation enabled	
KG0			On-chip oscillator (f(RING)) oscillation stop	

Note: "R" represents read enabled, and "W" represents write enabled.

ROM ORDERING METHOD

1.Mask ROM Order Confirmation Form* 2.Mark Specification Form*

3. Data to be written to ROM one floppy disk.

*For the mask ROM confirmation and the mark specifications, refer to the "Renesas Technology Corp." Homepage (http://www.renesas.com/en/rom).



LIST OF PRECAUTIONS

1 Noise and latch-up prevention

Connect a capacitor on the following condition to prevent noise and latch-up;

- connect a bypass capacitor (approx. 0.1 μ F) between pins VDD and Vss at the shortest distance,
- equalize its wiring in width and length, and

• use relatively thick wire.

In the One Time PROM version, CNVss pin is also used as VPP pin. Accordingly, when using this pin, connect this pin to Vss through a resistor about 5 k Ω (connect this resistor to CNVss/ VPP pin as close as possible).

② Register initial values 1

The initial value of the following registers are undefined after system is released from reset. After system is released from reset, set initial values.

- Register Z (2 bits)
- Register D (3 bits)
- Register E (8 bits)

3 Register initial values 2

The initial value of the following registers are undefined at RAM backup. After system is returned from RAM back-up, set initial values.

- Register Z (2 bits)
- Register X (4 bits)
- Register Y (4 bits)
- Register D (3 bits)
- Register E (8 bits)

④ Stack registers (SKs)

Stack registers (SKs) are eight identical registers, so that subroutines can be nested up to 8 levels. However, one of stack registers is used respectively when using an interrupt service routine and when executing a table reference instruction. Accordingly, be careful not to over the stack when performing these operations together.

⑤Multifunction

- The input/output of P30 and P31 can be used even when INT0 and INT1 are selected.
- The input of ports P20–P22 can be used even when SIN, SOUT and SCK are selected.
- The input/output of D6 can be used even when CNTR0 (input) is selected.
- The input of D6 can be used even when CNTR0 (output) is selected.
- The input/output of D7 can be used even when CNTR1 (input) is selected.
- The input of D7 can be used even when CNTR1 (output) is selected.

6 Prescaler

Stop counting and then execute the TABPS instruction to read from prescaler data.

Stop counting and then execute the TPSAB instruction to set prescaler data.

⑦ Timer count source

Stop timer 1, 2, 3 and 4 counting to change its count source.

8 Reading the count value

Stop timer 1, 2, 3 or 4 counting and then execute the data read instruction (TAB1, TAB2, TAB3, TAB4) to read its data.

⁽⁹⁾Writing to the timer

Stop timer 1, 2, 3 or 4 counting and then execute the data write instruction (T1AB, T2AB, T3AB, T4AB) to write its data.

[®]Writing to reload register R1, R3, R4H

When writing data to reload register R1, reload register R3 or reload register R4H while timer 1, timer 3 or timer 4 is operating, avoid a timing when timer 1, timer 3 or timer 4 underflows.

C Timer 4

In order to stop timer 4 while the PWM output function is used, avoid a timing when timer 4 underflows.

When "H" interval extension function of the PWM signal is set to be "valid", set "1" or more to reload register R4H.

12 Watchdog timer

- The watchdog timer function is valid after system is released from reset. When not using the watchdog timer function, execute the DWDT instruction and the WRST instruction continuously, and clear the WEF flag to "0" to stop the watchdog timer function.
- The watchdog timer function is valid after system is returned from the RAM back-up state. When not using the watchdog timer function, execute the DWDT instruction and the WRST instruction continuously every system is returned from the RAM back-up state, and stop the watchdog timer function.
- When the watchdog timer function and RAM back-up function are used at the same time, execute the WRST instruction before system enters into the RAM back-up state and initialize the flag WDF1.



LIST OF PRECAUTIONS

⁽³⁾ Period measurement circuit

When a period measurement circuit is used, clear bit 0 of register I1 to "0", and set a timer 1 count start synchronous circuit to be "not selected".

Start timer operation immediately after operation of a period measurement circuit is started.

When the edge for measurement is input until timer operation is started from the operation of period measurement circuit is started, the count operation is not executed until the timer operation becomes valid. Accordingly, be careful of count data.

When data is read from timer, stop the timer and clear bit 2 of register W5 to "0" to stop the period measurement circuit, and then execute the data read instruction.

Depending on the state of timer 1, the timer 1 interrupt request flag (T1F) may be set to "1" when the period measurement circuit is stopped by clearing bit 2 of register W5 to "0". In order to avoid the occurrence of an unexpected interrupt, clear the bit 2 of register V1 to "0" (refer to Figure 61⁽¹⁾) and then, stop the bit 2 of register W5 to "0" to stop the period measurement circuit.

In addition, execute the SNZT1 instruction to clear the T1F flag after executing at least one instruction (refer to Figure 61@).

Also, set the NOP instruction for the case when a skip is performed with the SNZT1 instruction (refer to Figure 61⁽³⁾).

While a period measurement circuit is operating, the timer 1 interrupt request flag (T1F) is not set by the timer 1 underflow signal, it is the flag for detecting the completion of period measurement.

When a period measurement circuit is used, select the sufficiently higher-speed frequency than the signal for measurement for the count source of a timer 1.

When the signal for period measurement is D6/CNTR0 pin input, do not select D6/CNTR0 pin input as timer 1 count source.

(The XIN input is recommended as timer 1 count source at the time of period measurement circuit use.)

When the input of P30/INT0 pin is selected for measurement, set the bit 3 of a register I1 to "1", and set the input of INT0 pin to be enabled.

:	
LA 0	; (X0XX2)
TV1A	; The SNZT1 instruction is valid ${f 0}$
LA 0	; (X0XX2)
TW5A	; Period measurement circuit stop
NOP	
SNZT1	; The SNZT1 instruction is executed
	(T1F flag cleared)
NOP	3
:	
X : these	bits are not used here.

Fig. 61 Period measurement circuit program example



P30/INT0 pin

• Note [1] on bit 3 of register I1

When the input of the INT0 pin is controlled with the bit 3 of register 11 in software, be careful about the following notes.

• Depending on the input state of the P30/INT0 pin, the external 0 interrupt request flag (EXF0) may be set when the bit 3 of register 11 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 61 ①) and then, change the bit 3 of register 11.

In addition, execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to Figure 62 @). Also, set the NOP instruction for the case when a skip is per-

formed with the SNZ0 instruction (refer to Figure 62 ③).

:	
LA 4	; (XXX 02)
TV1A	; The SNZ0 instruction is valid
LA 8	; (1 XXX 2)
TI1A	; Control of INT0 pin input is changed
NOP	
SNZ0	; The SNZ0 instruction is executed
	(EXF0 flag cleared)
NOP	3
:	X : these bits are not used here.

Fig. 62 External 0 interrupt program example-1

Note [2] on bit 3 of register I1

When the bit 3 of register I1 is cleared to "0", the RAM back-up mode is selected and the input of INT0 pin is disabled, be careful about the following notes.

 When the input of INT0 pin is disabled (register I13 = "0"), set the key-on wakeup function to be invalid (register K20 = "0") before system enters to the RAM back-up mode. (refer to Figure 63⁽¹⁾).

:	
LA 0	; (XXX02)
TK2A	; Input of INT0 key-on wakeup invalid ${f I}$
DI	
EPOF	
POF	; RAM back-up
:	
X : thes	e bits are not used here.

Fig. 63 External 0 interrupt program example-2

Note on bit 2 of register I1

When the interrupt valid waveform of the P30/INT0 pin is changed with the bit 2 of register I1 in software, be careful about the following notes.

Depending on the input state of the P30/INT0 pin, the external 0 interrupt request flag (EXF0) may be set when the bit 2 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 64^(D)) and then, change the bit 2 of register I1. In addition, execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to Figure 64^(D)). Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to Figure 64^(D)).

:		
LA	4	; (XXX 02)
TV1A		; The SNZ0 instruction is valid
LA	12	; (X1XX2)
TI1A		; Interrupt valid waveform is changed
NOP		2
SNZ0		; The SNZ0 instruction is executed
		(EXF0 flag cleared)
NOP		
:		
X :	these	bits are not used here.

Fig. 64 External 0 interrupt program example-3



¹ P31/INT1 pin

• Note [1] on bit 3 of register I2

When the input of the INT1 pin is controlled with the bit 3 of register I2 in software, be careful about the following notes.

• Depending on the input state of the P31/INT1 pin, the external 1 interrupt request flag (EXF1) may be set when the bit 3 of register I2 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 1 of register V1 to "0" (refer to Figure 65⁽¹⁾) and then, change the bit 3 of register I2.

In addition, execute the SNZ1 instruction to clear the EXF1 flag to "0" after executing at least one instruction (refer to Figure 65⁽²⁾).

Also, set the NOP instruction for the case when a skip is performed with the SNZ1 instruction (refer to Figure 65).

:	
LA 4	; (XX 0 X 2)
TV1A	; The SNZ1 instruction is valid ${f I}$
LA 8	; (1 XXX 2)
TI2A	; Control of INT1 pin input is changed
NOP	2
SNZ1	; The SNZ1 instruction is executed
	(EXF1 flag cleared)
NOP	3
:	
X : the	ese bits are not used here.

Fig. 65 External 1 interrupt program example-1

• Note [2] on bit 3 of register I2

When the bit 3 of register I2 is cleared to "0", the RAM back-up mode is selected and the input of INT1 pin is disabled, be careful about the following notes.

• When the input of INT1 pin is disabled (register I23 = "0"), set the key-on wakeup function to be invalid (register K22 = "0") before system enters to the RAM back-up mode. (refer to Figure 66⁽¹⁾).

:	
LA O	; (X 0 XX 2)
TK2A	; Input of INT1 key-on wakeup invalid ${f 0}$
DI	
EPOF	
POF	; RAM back-up
:	
X : thes	se bits are not used here.

Fig. 66 External 1 interrupt program example-2

Note on bit 2 of register I2

When the interrupt valid waveform of the P31/INT1 pin is changed with the bit 2 of register I2 in software, be careful about the following notes.

Depending on the input state of the P31/INT1 pin, the external 1 interrupt request flag (EXF1) may be set when the bit 2 of register I2 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 1 of register V1 to "0" (refer to Figure 67^①) and then, change the bit 2 of register I2. In addition, execute the SNZ1 instruction to clear the EXF1 flag to "0" after executing at least one instruction (refer to Figure 67^②). Also, set the NOP instruction for the case when a skip is performed with the SNZ1 instruction (refer to Figure 67^③).

:		
LA	4	; (XX0X2)
TV1A		; The SNZ1 instruction is valid
LA	12	; (X1XX2)
TI2A		; Interrupt valid waveform is changed
NOP		
SNZ1		; The SNZ1 instruction is executed
		(EXF1 flag cleared)
NOP		3
:		
x :	these b	its are not used here.


Fig. 67 External 1 interrupt program example-3



¹⁶A/D converter-1

- When the TALA instruction is executed, the low-order 2 bits of register AD is transferred to the high-order 2 bits of register A, simultaneously, the low-order 2 bits of register A is "0."
- Do not change the operating mode (both A/D conversion mode and comparator mode) of A/D converter with the bit 3 of register Q1 while the A/D converter is operating.
- Clear the bit 2 of register V2 to "0" to change the operating mode of the A/D converter from the comparator mode to A/D conversion mode.
- The A/D conversion completion flag (ADF) may be set when the operating mode of the A/D converter is changed from the comparator mode to the A/D conversion mode. Accordingly, set a value to the register Q1, and execute the SNZAD instruction to clear the ADF flag.

:	
LA 8	; (X0XX2)
TV2A	; The SNZAD instruction is valid ${\mathbb O}$
LA 0	; (0 XXX 2)
TQ1A	; Operation mode of A/D converter is changed from comparator mode to A/D conversion mode.
SNZAD	
NOP	
:	X : these bits are not used here.



1 A/D converter-2

Each analog input pin is equipped with a capacitor which is used to compare the analog voltage. Accordingly, when the analog voltage is input from the circuit with high-impedance and, charge/ discharge noise is generated and the sufficient A/D accuracy may not be obtained. Therefore, reduce the impedance or, connect a capacitor (0.01 μ F to 1 μ F) to analog input pins (Figure 69).

When the overvoltage applied to the A/D conversion circuit may occur, connect an external circuit in order to keep the voltage within the rated range as shown the Figure 70. In addition, test the application products sufficiently.




Fig. 69 Analog input external circuit example-1




Fig. 70 Analog input external circuit example-2

RENESAS

¹⁸ POF instruction

When the POF instruction is executed continuously after the EPOF instruction, system enters the RAM back-up state.

Note that system cannot enter the RAM back-up state when executing only the POF instruction.

Be sure to disable interrupts by executing the DI instruction before executing the EPOF instruction and the POF instruction continuously.

[®] Program counter

Make sure that the PC does not specify after the last page of the built-in ROM.

Power-on reset

When the built-in power-on reset circuit is used, the time for the supply voltage to rise from 0 V to the value of supply voltage or more must be set to 100 μs or less. If the rising time exceeds 100 μs , connect a capacitor between the RESET pin and Vss at the shortest distance, and input "L" level to RESET pin until the value of supply voltage reaches the minimum operating voltage.

Olock control

Execute the main clock (f(XIN)) selection instruction (CMCK, CRCK or CYCK instruction) in the initial setting routine of program (executing it in address 0 in page 0 is recommended).

The oscillation circuit by the CMCK, CRCK or CYCK instruction can be selected only at once. The oscillation circuit corresponding to the first executed one of these instructions is valid.

The CMCK, CRCK, and CYCK instructions can be used only to select main clock (f(XIN)). In this time, the start of oscillation and the switch of system clock are not performed.

When the CMCK, CRCK, and CYCK instructions are never executed, main clock (f(XIN)) cannot be used and system can be operated only by on-chip oscillator.

The no operated clock source (f(RING)) or (f(XIN)) cannot be used for the system clock. Also, the clock source (f(RING)) or f(XIN) selected for the system clock cannot be stopped.

On-chip oscillator

The clock frequency of the on-chip oscillator depends on the supply voltage and the operation temperature range.

Be careful that variable frequencies when designing application products.

When considering the oscillation stabilize wait time at the switch of clock, be careful that the margin of frequencies of the on-chip oscillator clock.

LIST OF PRECAUTIONS

³ External clock

When the external clock signal for the main clock (f(XIN)) is used, connect the clock source to XIN pin and XOUT pin open. In program, after the CMCK instruction is executed, set main clock (f(XIN)) oscillation start to be enabled (MR1=0).

For this product, when RAM back-up mode and main clock (f(XIN)) stop (MR1=1), XIN pin is fixed to "H" in order to avoid the through current by floating of internal logic. The XIN pin is fixed to "H" until main clock (f(XIN)) oscillation start to be valid (MR1=0) by the CMCK instruction from reset state. Accordingly, when an external clock is used, connect a 1 k Ω or more resistor to XIN pin in series to limit of current by competitive signal.

³ Electric Characteristic Differences Between Mask ROM and One Time PROM Version MCU

There are differences in electric characteristics, operation margin, noise immunity, and noise radiation between Mask ROM and One Time PROM version MCUs due to the difference in the manufacturing processes.

When manufacturing an application system with the One time PROM version and then switching to use of the Mask ROM version, please perform sufficient evaluations for the commercial samples of the Mask ROM version.

Note on Power Source Voltage

When the power source voltage value of a microcomputer is less than the value which is indicated as the recommended operating conditions, the microcomputer does not operate normally and may perform unstable operation.

In a system where the power source voltage drops slowly when the power source voltage drops or the power supply is turned off, reset a microcomputer when the supply voltage is less than the recommended operating conditions and design a system not to cause errors to the system by this unstable operation.



CONTROL REGISTERS

CONTROL REGISTERS

	Interrupt control register V1		reset : 00002	at RAM back-up : 00002	R/W TAV1/TV1A
V13	3 Timer 2 interrupt enable bit	0	Interrupt disabled (SNZT2 instruction is valid)	
VIS		1	Interrupt enabled (SNZT2 instruction is invalid)	
V12	V12 Timer 1 interrupt enable bit	0	Interrupt disabled (SNZT1 instruction is valid)	
V I Z		1	Interrupt enabled (SNZT1 instruction is invalid)	
1/14	V11 External 1 interrupt enable bit		Interrupt disabled (SNZ1 instruction is valid)	
VII			Interrupt enabled (SNZ1 instruction is invalid)	
V1c	External 0 interrupt enable bit	0	Interrupt disabled (SNZ0 instruction is valid)	
		1	Interrupt enabled (SNZ0 instruction is invalid)	

	Interrupt control register V2		reset : 00002	at RAM back-up : 00002	R/W TAV2/TV2A
1/06	Serial I/O interrupt enable bit	0	Interrupt disabled	(SNZSI instruction is valid)	
V23		1	Interrupt enabled (SNZSI instruction is invalid)	
\/0s	A/D interrupt enable bit	0	Interrupt disabled	(SNZAD instruction is valid)	
V22		1	Interrupt enabled (SNZAD instruction is invalid)	
	Timor 4 interrupt anable bit	0	Interrupt disabled	(SNZT4 instruction is valid)	
V21	Timer 4 interrupt enable bit	1	Interrupt enabled (SNZT4 instruction is invalid)	
\/O-	Timor 2 interrupt anable bit	0	Interrupt disabled	(SNZT3 instruction is valid)	
V20	Timer 3 interrupt enable bit	1	Interrupt enabled (SNZT3 instruction is invalid)	

	Interrupt control register I1		reset : 00002	at RAM back-up : state retained	R/W TAI1/TI1A
113	I13 INTO pin input control bit (Note 2)		INT0 pin input disa	abled	
113		1	INT0 pin input ena	bled	
110	I12 Interrupt valid waveform for INT0 pin/ return level selection bit (Note 2)	Interrupt valid waveform for INT0 pin/ 0 Falling waveform/"L" level ("L" level is recognized with the S			
112		1	Rising waveform/" instruction)	H" level ("H" level is recognized with	the SNZI0
111	INT0 pin edge detection circuit control bit	0	One-sided edge de	etected	
		1 Both edges detected		ed	
110	INT0 pin Timer 1 count start synchronous	0	Timer 1 count start synchronous circuit not selected		
110	circuit selection bit		Timer 1 count star	t synchronous circuit selected	

	Interrupt control register I2		reset : 00002	at RAM back-up : state retained	R/W TAI2/TI2A
123	INT1 pin input control bit (Note 2)	0	INT1 pin input disa	abled	
123		1	INT1 pin input ena	bled	
122	Interrupt valid waveform for INT1 pin/	rrupt valid waveform for INT1 pin/ 0 Falling waveform/"L" level ("L" level is recognized with the SI instruction)			
122	return level selection bit (Note 2)	1	Rising waveform/" instruction)	H" level ("H" level is recognized with	the SNZI1
121	INT1 pin edge detection circuit control bit	0	One-sided edge de	etected	
121		1	Both edges detected		
120	INT1 pin Timer 3 count start synchronous	0	Timer 3 count star	t synchronous circuit not selected	
120	circuit selection bit	1	Timer 3 count star	t synchronous circuit selected	

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: When the contents of I12, I13 I22 and I23 are changed, the external interrupt request flag (EXF0, EXF1) may be set to "1".



CONTROL REGISTERS

查询"M34519M8-XXXFP"供应商

	Clock control register MR		at reset : 11112		at RAM back-up : 11112	R/W TAMR/ TMRA	
			MR2		Operation mode		
MR3		0	0	Through mode (free	quency not divided)		
	Operation mode selection bits	0	1	Frequency divided	Frequency divided by 2 mode		
MR2		1	0	Frequency divided by 4 mode			
		1	1	Frequency divided	by 8 mode		
MR1)	Main clock (f(XIN))	oscillation enabled		
IVIT:1	Main clock f(XIN) oscillation circuit control bit	1	l	Main clock (f(XIN)) oscillation stop			
MRo	System clock appillation source selection hit	C)	Main clock (f(XIN))			
IVIR0	System clock oscillation source selection bit		I	Main clock (f(RING))		

Clock control register RG		at reset : 02		at RAM back-up : 02	W TRGA
RGo	On-chip oscillator (f(RING)) control bit	0	On-chip oscillator (f(RING)) oscillation enabled	
KG0		1	On-chip oscillator (f(RING)) oscillation stop	

Timer control register PA		at reset : 02		at RAM back-up : 02	W TPAA
PAo	Prescaler control bit	0	Stop (state initialized	ed)	
FA0		1	Operating		

	Timer control register W1	at r		reset : 00002	at RAM back-up : state retained	R/W TAW1/TW1A
W13	Timer 1 count auto-stop circuit selection	0		Timer 1 count auto	-stop circuit not selected	
1110	bit (Note 2)		1	Timer 1 count auto	-stop circuit selected	
W12	Timer 1 control bit	()	Stop (state retained)		
VV12		1		Operating		
		W11	W10		Count source	
W11		0	0	Instruction clock (II	NSTCK)	
	Timer 1 count source selection bits	0	1	Prescaler output (C	DRCLK)	
W10		1	0	XIN input		
		1	1	CNTR0 input		

	Timer control register W2	at r		reset : 00002 at RAM back-up : state retained		R/W TAW2/TW2A
W23	CNTR0 output signal selection bit	()	Timer 1 underflow	signal divided by 2 output	
1125	CINTRO Output signal selection bit	1		Timer 2 underflow	signal divided by 2 output	
W22	W22 Timer 2 control bit)	Stop (state retained)		
~~~~			1	Operating		
		W21	W20		Count source	
W21		0	0	System clock (STC	CK)	
	Timer 2 count source selection bits	0	1	Prescaler output (C	Prescaler output (ORCLK)	
W20		1	0	Timer 1 underflow	signal (T1UDF)	
		1	1	PWM signal (PWM	OUT)	

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: This function is valid only when the timer 1 count start synchronous circuit is selected (I10="1").



HARDWARE

CONTROL REGISTERS

# 查询"M34519M8-XXXFP"供应商

	Timer control register W3	at res		reset : 00002	at RAM back-up : state retained	R/W TAW3/TW3A
W33	Timer 3 count auto-stop circuit selection	0		Timer 3 count auto	-stop circuit not selected	
1103	bit (Note 2)		1	Timer 3 count auto	-stop circuit selected	
W32	Timer 2 centrel hit	0		0 Stop (state retained)		
VV32	Timer 3 control bit		1	Operating		
		W31	W30		Count source	
W31	Time a complete state the state stat	0	0	PWM signal (PWM	OUT)	
	Timer 3 count source selection bits	0	1	Prescaler output (0	DRCLK)	
W30		1	0	Timer 2 underflow	signal (T2UDF)	
		1	1	CNTR1 input		

	Timer control register W4	at reset : 00002		at RAM back-up : 00002	R/W TAW4/TW4A		
W43	W/40 D=/CNITD4 air function colorities hit		D7 (I/O) / CNTR1 (	input)			
VV43	W43 D7/CNTR1 pin function selection bit	1	CNTR1 (I/O) / D7 (	input)			
W42	W/40 PWM signal	0	PWM signal "H" interval expansion function invalid				
VV42	"H" interval expansion function control bit	1	PWM signal "H" int	PWM signal "H" interval expansion function valid			
W41	Timer 4 control bit	0	Stop (state retaine	d)			
VV41		1	Operating	Operating			
W40	W40 Timer 4 count source selection bit	0	XIN input				
vv40		1	Prescaler output (0	ORCLK) divided by 2			

	Timer control register W5	at r		reset : 00002	at RAM back-up : state retained	R/W TAW5/TW5A
W53	Not used	0		This bit has no fun	ction, but read/write is enabled.	
			1			
W52	Period measurement circuit control bit	0		0 Stop		
VV32			1	Operating		
		W51	W50		Count source	
W51	Signal for period measurement selection	0	0	On-chip oscillator (	f(RING/16))	
	bits	0	1	CNTR ₀ pin input		
W50		1	0	INT0 pin input		
		1	1	Not available		

	Timer control register W6	at reset : 00002		at RAM back-up : state retained	R/W TAW6/TW6A	
W63	W/62 CNTD1 pip input count adap coloction bit		Falling edge	•		
1100	W63 CNTR1 pin input count edge selection bit	1	Rising edge			
W62	W62 CNTR0 pin input count edge selection bit	0	Falling edge			
102	CNTRO pin input count edge selection bit	1	Rising edge			
W61	CNTR1 output auto-control circuit	0	CNTR1 output auto	o-control circuit not selected		
	selection bit	1	CNTR1 output auto-control circuit selected			
W60	D6/CNTR0 pin function selection bit	0	D6 (I/O) / CNTR0 (input)			
**00		1	CNTR0 (I/O) /D6 (input)			

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: This function is valid only when the timer 3 count start synchronous circuit is selected (I20="1").



CONTROL REGISTERS

# 查询"M34519M8-XXXFP"供应商

	Serial I/O control register J1		at reset : 00002		at RAM back-up : state retained	R/W TAJ1/TJ1A	
			J12		Synchronous clock		
J13		0	0	Instruction clock (II	NSTCK) divided by 8		
	Serial I/O synchronous clock selection bits	0	1	Instruction clock (II	NSTCK) divided by 4		
J12	J12	1	0	Instruction clock (II	NSTCK) divided by 2		
		1	1	External clock (SC	< input)		
		J11	<b>J1</b> 0		Port function		
J11		0	0	P20, P21, P22 selec	ted/Sck, Sout, Sin not selected		
	Serial I/O port function selection bits	0	1	SCK, SOUT, P22 sel	ected/P20, P21, SIN not selected		
J10	J10	1	0	SCK, P21, SIN selec	cted/P20, SOUT, P22 not selected		
		1	1	SCK, SOUT, SIN sel	ected/P20, P21,P22 not selected		

	A/D control register Q1		at	rese	: 00002	at RAM back-up : state retained	R/W TAQ1/TQ1A
Q13	A/D operation mode selection bit	A/D	) con	versi	on mode		
Geno		Cor	npar	ator	mode		
		Q12	Q11	Q10		Analog input pins	
Q12		0	0	0	AINO		
		0	0	1	AIN1		
	Analog input pin selection bits	0	1	0	AIN2		
Q11	Analog input pin selection bits	0	1	1	Аімз		
		1	0	0	AIN4		
		1	0	1	Ain5		
Q10		1	1	0	AIN6		
		1	1	1	Ain7		

	A/D control register Q2	at reset : 00002		at RAM back-up : state retained	R/W TAQ2/TQ2A
Q23	P40/AIN4, P41/AIN5, P42/AIN6, P43/AIN7	0	P40, P41, P42, P43	3	
Q23	pin function selection bit	1	AIN4, AIN5, AIN6, AII	N7	
Q22	Q22 P62/AIN2, P63/AIN3 pin function selection bit	0	P62, P63		
QZZ	F 02/Aliv2, F 03/Aliv3 pirt function selection bit	1	AIN2, AIN3		
Q21	P61/AIN1 pin function selection bit	0	P61		
QZI	FOR ANY PITTURCION Selection bit	1	AIN1		
020	Q20 P60/AIN0 pin function selection bit	0	P60		
Q20		1	AINO		

	A/D control register Q3	at r		reset : 00002	at RAM back-up : state retained	R/W TAQ3/TQ3A
Q33	Not used	0		This bit has no function, but read/write is enabled.		
Q32		(	)	Instruction clock (INSTCK)		
Q32	A/D converter operation clock selection bit			On-chip oscillator (f(RING))		
		Q31	Q30	Division ratio		
Q31		0	0	Frequency divided	by 6	
	A/D converter operation clock division	0	1	Frequency divided	by 12	
Q30	ratio selection bits	1	0	Frequency divided	by 24	
		1	1	Frequency divided	by 48	



HARDWARE

	Key-on wakeup control register K0	at	reset : 00002	at RAM back-up : state retained	R/W TAK0/TK0A		
K03	Pins P12 and P13 key-on wakeup	0	Key-on wakeup not	used			
K03	control bit	1 Key-on wakeup used		ed			
K02	Pins P10 and P11 key-on wakeup	0	Key-on wakeup not	used			
K02	control bit	1	Key-on wakeup use	ed			
K01	Pins P02 and P03 key-on wakeup	0	Key-on wakeup not	used			
<b>KU</b> 1	control bit	1	Key-on wakeup use	ed			
K00	Pins P00 and P01 key-on wakeup	0	Key-on wakeup not	used			
<b>KU</b> 0	control bit	1	Key-on wakeup use	ed			
	Key-on wakeup control register K1		reset : 00002	at RAM back-up : state retained	R/W TAK1/TK1A		
K13	Ports P02 and P03 return condition selection	0	Return by level				
<b>N</b> 13	bit	1	Return by edge				
K12	Ports P02 and P03 valid waveform/	0	Falling waveform/"L	." level			
<b>K</b> 12	level selection bit	1	Rising waveform/"H	" level			
K11	Ports P01 and P00 return condition selection	0	Return by level				
NI1	bit	1	Return by edge				
<b>K1</b> 0	Ports P01 and P00 valid waveform/	0	Falling waveform/"L	'L" level			
K10	level selection bit	1	Rising waveform/"H	l" level			
	Key-on wakeup control register K2	at	reset : 00002	at RAM back-up : state retained	R/W TAK2/TK2A		
K23	INT1 pin return condition selection bit	0	Return by level				
N23	INT I pill return condition selection bit	1	Return by edge				
K22	INT1 pin key-on wakeup contro bit	0	Key-on wakeup not used				
1\22	INT I pill key-on wakeup contro bit	1	Key-on wakeup use	ed			
K21	INT0 pin return condition selection bit	0 Return by level					
1/2		1	Return by edge				
K20	INT0 pin key-on wakeup contro bit	0	Key-on wakeup not	used			
I\∠∪		1	Key-on wakeup used				



CONTROL REGISTERS

# 查询"M34519M8-XXXFP"供应商

Pull-up control register PU0		at	reset : 00002	at RAM back-up : state retained	R/W TAPU0/ TPU0A				
PU03	P03 pin pull-up transistor		0 Pull-up transistor OFF						
PU03	control bit	1	Pull-up transistor O	N					
DUOs	P02 pin pull-up transistor	0	Pull-up transistor O	FF					
PU02	control bit	1	Pull-up transistor O	N					
DU O.	P01 pin pull-up transistor	0	Pull-up transistor O	FF					
PU01	control bit	1	Pull-up transistor O	N					
DU O.	P00 pin pull-up transistor		Pull-up transistor OFF						
PU00	PU00 control bit		Pull-up transistor ON						
	Pull-up control register PU1	at	reset : 00002	at RAM back-up : state retained	R/W TAPU1/ TPU1A				
PU13	P13 pin pull-up transistor	0	Pull-up transistor O	FF					
PU13	control bit	1	Pull-up transistor O	N					
DUA	P12 pin pull-up transistor	0	Pull-up transistor O	FF					
PU12	control bit	1	Pull-up transistor ON						
DUM.	P11 pin pull-up transistor	0	Pull-up transistor OFF						
PU11	control bit	1	Pull-up transistor O	N					
DUA	P10 pin pull-up transistor	0	Pull-up transistor O	FF					
PU10	control bit	1	Pull-up transistor O	N					



# HARDWARE CONTROL REGISTERS

Por	Port output structure control register FR0		reset : 00002	at RAM back-up : state retained	W TFR0A		
ED0a	Ports P12, P13 output structure selection		N-channel open-dra	ain output			
FR03	bit	CMOS output					
ED0a	Ports P10, P11 output structure selection		N-channel open-drain output				
FR02	bit	1	CMOS output				
ED0.	Ports P02, P03 output structure selection	0	N-channel open-dra	ain output			
FR01	bit	1	CMOS output				
ED0a	Ports P00, P01 output structure selection 0		N-channel open-drain output				
FR00	bit	1	CMOS output				

Por	Port output structure control register FR1		reset : 00002	at RAM back-up : state retained	W TFR1A		
FR13			N-channel open-dra	ain output			
FR13	Port D3 output structure selection bit	1	CMOS output				
ED4a	Port D2 output structure selection bit	0	N-channel open-drain output				
FR12		1	CMOS output				
ED4.	Ded De se tradición de la classificación de	0	N-channel open-drain output				
FR11	Port D1 output structure selection bit	1	CMOS output				
ED4a	Dant Da autout atmost una a ala atian, kit	0	N-channel open-drain output				
FR10	Port Do output structure selection bit	1	CMOS output				

Por	Port output structure control register FR2		reset : 00002	at RAM back-up : state retained	W TFR2A		
FR23			N-channel open-dra	ain output			
FRZ3	Port D7/CNTR1 output structure selection bit	1	CMOS output				
FR22	Port D6/CNTR0 output structure selection bit	0	N-channel open-drain output				
FR22		1	CMOS output				
500/	Dart Da autout atmosture a alactica bit	0	N-channel open-dra	N-channel open-drain output			
FR21	Port D ₅ output structure selection bit	1	CMOS output				
5000		0	N-channel open-drain output				
FR20	Port D4 output structure selection bit	1	CMOS output				

Por	Port output structure control register FR3		reset : 00002	at RAM back-up : state retained	W TFR3A		
FR33			N-channel open-dra	ain output			
FK33	Port P53 output structure selection bit	1	CMOS output				
5020	Port P52 output structure selection bit	0	N-channel open-drain output				
FR32		1	CMOS output				
FR31	Deal D5 - and a dama tama tama taking taking	0	N-channel open-dra	N-channel open-drain output			
FR31	Port P51 output structure selection bit	1	CMOS output				
FR30		0	N-channel open-drain output				
FR30	Port P50 output structure selection bit	1	CMOS output				



## INSTRUCTIONS

The 4519 Group has the 153 instructions. Each instruction is described as follows;

(1) Index list of instruction function

(2) Machine instructions (index by alphabet)

(3) Machine instructions (index by function)

(4) Instruction code table

## SYMBOL

The symbols shown below are used in the following list of instruction function and the machine instructions.

Symbol	Contents	Symbol	Contents
A	Register A (4 bits)	PS	Prescaler
В	Register B (4 bits)	T1	Timer 1
DR	Register DR (3 bits)	T2	Timer 2
E	Register E (8 bits)	Т3	Timer 3
V1	Interrupt control register V1 (4 bits)	T4	Timer 4
V2	Interrupt control register V2 (4 bits)	T1F	Timer 1 interrupt request flag
11	Interrupt control register I1 (4 bits)	T2F	Timer 2 interrupt request flag
12	Interrupt control register I2 (4 bits)	T3F	Timer 3 interrupt request flag
MR	Clock control register MR (4 bits)	T4F	Timer 4 interrupt request flag
RG	Clock control register RG (1 bit)	WDF1	Watchdog timer flag
PA	Timer control register PA (1 bit)	WEF	Watchdog timer enable flag
W1	Timer control register W1 (4 bits)	INTE	Interrupt enable flag
W2	Timer control register W2 (4 bits)	EXF0	External 0 interrupt request flag
W3	Timer control register W3 (4 bits)	EXF1	External 1 interrupt request flag
W4	Timer control register W4 (4 bits)	P	Power down flag
W5	Timer control register W5 (4 bits)	ADF	A/D conversion completion flag
W6	Timer control register W6 (4 bits)	SIOF	Serial I/O transmit/receive completion flag
J1	Serial I/O control register J1 (4 bits)		
Q1	A/D control register Q1 (4 bits)	D	Port D (8 bits)
Q2	A/D control register Q2 (4 bits)	PO	Port P0 (4 bits)
Q2 Q3	A/D control register Q3 (4 bits)	P1	Port P1 (4 bits)
PU0	Pull-up control register PU0 (4 bits)	P2	Port P2 (3 bits)
PU1	Pull-up control register PU1 (4 bits)	P3	Port P3 (4 bits)
FR0	Port output format control register FR0 (4 bits)	P4	Port P4 (4 bits)
FR1	Port output format control register FR1 (4 bits)	P5	Port P5 (4 bits)
FR2	Port output format control register FR2 (4 bits)	P6	Port P6 (4 bits)
FR3	Port output format control register FR2 (4 bits)	FO	
K0	Key-on wakeup control register K0 (4 bits)		Hexadecimal variable
KU K1	Key-on wakeup control register K0 (4 bits)	x	Hexadecimal variable
		У	
K2	Key-on wakeup control register K2 (4 bits)	Z	Hexadecimal variable
X	Register X (4 bits)	р	Hexadecimal variable
Y Z	Register Y (4 bits)	n :	Hexadecimal constant
Z	Register Z (2 bits)		Hexadecimal constant
DP	Data pointer (10 bits)	J	Hexadecimal constant
50	(It consists of registers X, Y, and Z)	A3A2A1A0	Binary notation of hexadecimal variable A
PC	Program counter (14 bits)		(same for others)
РСн	High-order 7 bits of program counter		
PCL	Low-order 7 bits of program counter	$\leftarrow$	Direction of data movement
SK	Stack register (14 bits X 8)	$\leftrightarrow$	Data exchange between a register and memory
SP	Stack pointer (3 bits)	?	Decision of state shown before "?"
CY	Carry flag	( )	Contents of registers and memories
RPS	Prescaler reload register (8 bits)	<u> </u>	Negate, Flag unchanged after executing instruction
R1	Timer 1 reload register (8 bits)	M(DP)	RAM address pointed by the data pointer
R2	Timer 2 reload register (8 bits)	а	Label indicating address a6 a5 a4 a3 a2 a1 a0
R3	Timer 3 reload register (8 bits)	р, а	Label indicating address a6 a5 a4 a3 a2 a1 a0
R4L	Timer 4 reload register (8 bits)		in page p5 p4 p3 p2 p1 p0
R4H	Timer 4 reload register (8 bits)	C + x	Hex. C + Hex. number x
		x X	

Note : Some instructions of the 4519 Group has the skip function to unexecute the next described instruction. The 4519 Group just invalidates the next instruction when a skip is performed. The contents of program counter is not increased by 2. Accordingly, the number of cycles does not change even if skip is not performed. However, the cycle count becomes "1" if the TABP p, RT, or RTS instruction is skipped.



INDEX OF INSTRUCTION FUNCTION

# 查询"M34519M8-XXXFP"供应商

## INDEX LIST OF INSTRUCTION FUNCTION

Group- ing	Mnemonic	Function	Page	Group- ing	Mnemonic	Function	Page
	ТАВ	$(A) \leftarrow (B)$	110, 130		XAMI j	$(A) \leftarrow \to (M(DP))$	129, 130
	тра		110 120	Isfer		$(X) \leftarrow (X) EXOR(j)$	
	ТВА	(B) ← (A)	119, 130	trar		$ \begin{array}{l} j = 0 \text{ to } 15 \\ (Y) \leftarrow (Y) + 1 \end{array} $	
	TAY	$(A) \gets (Y)$	119, 130	lister			
			100 100	o rec	ТМА ј	$(M(DP)) \gets (A)$	122, 130
	TYA	$(Y) \leftarrow (A)$	128, 130	RAM to register transfer		$(X) \leftarrow (X) EXOR(j)$ j = 0  to  15	
	TEAB	(E7−E4) ← (B)	120, 130	R		J = 0 t0 15	
sfer		(E3−E0) ← (A)			LA n	$(A) \gets n$	98, 132
tran	ТАВЕ	(B) ← (E7–E4)	111, 130			n = 0 to 15	
ster		$(E) \leftarrow (E_3 - E_9)$	111, 100		TABP p	$(SP) \leftarrow (SP) + 1$	111, 132
regi						$(SK(SP)) \leftarrow (PC)$	,
Register to register transfer	TDA	$(DR2-DR0) \leftarrow (A2-A0)$	119, 130			$(PCH) \leftarrow p$	
giste	TAD	(A2–A0) ← (DR2–DR0)	112, 130			$(PCL) \leftarrow (DR2-DR0, A3-A0)$ $(DR2) \leftarrow 0$	
Re		$(A_3) \leftarrow 0$				$(DR_2) \leftarrow 0$ $(DR_1, DR_0) \leftarrow (ROM(PC))_{9,8}$	
						$(B) \leftarrow (ROM(PC))_{7-4}$	
	TAZ	$(A1, A0) \leftarrow (Z1, Z0)$ $(A3, A2) \leftarrow 0$	119, 130			$(A) \leftarrow (ROM(PC))_{3-0}$	
		(\pi_3, \pi_2) <= 0				$(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$	
	ТАХ	$(A) \gets (X)$	118, 130				
	TASP	(A2–A0) ← (SP2–SP0)	116, 130		AM	$(A) \gets (A) + (M(DP))$	91, 132
		$(A_2 - A_0) \leftarrow (S_1 - 2 - S_1 - 0)$ $(A_3) \leftarrow 0$	-,		AMC	$(A) \leftarrow (A) + (M(DP)) + (CY)$	91, 132
				ation		$(CY) \leftarrow Carry$	- , -
	LXY x, y	$(X) \leftarrow x x = 0 \text{ to } 15$	98, 130	Arithmetic operation			
ses		$(Y) \leftarrow y y = 0 \text{ to } 15$		etic c	An	$(A) \leftarrow (A) + n$ n = 0 to 15	91, 132
ress	LZ z	$(Z) \leftarrow z \ z = 0 \text{ to } 3$	98, 130	thme			
RAM addresses			98, 130	Ari	AND	$(A) \gets (A) \; AND \; (M(DP))$	92, 132
RAN	INY	$(Y) \leftarrow (Y) + 1$	00, 100		OR	(A) ← (A) OR (M(DP))	101, 132
	DEY	$(Y) \leftarrow (Y) - 1$	95, 130				101, 132
	-		114, 130		sc	$(CY) \leftarrow 1$	103, 132
	TAM j	$(A) \leftarrow (M(DP))$ $(X) \leftarrow (X)EXOR(j)$	, 100		RC	(CY) ← 0	102, 132
5		j = 0 to 15					102, 132
Insfe			128, 130		SZC	(CY) = 0 ?	108, 132
RAM to register transfer	XAM j	$\begin{array}{l} (A) \leftarrow \rightarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \end{array}$	120, 100		СМА	$(A) \leftarrow (\overline{A})$	94, 132
gist		j = 0 to 15			CIVIA	$(A) \leftarrow (A)$	94, 132
to ré			128, 130		RAR	→CY→A3A2A1A0	101, 132
RAM	XAMD j	$\begin{array}{l} (A) \leftarrow \rightarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \end{array}$	120, 100				
		$(x) \leftarrow (x) \ge XOR(j)$ j = 0 to 15					
		$(Y) \leftarrow (Y) - 1$					

Note: p is 0 to 47 for M34519M6,

p is 0 to 63 for M34519M8/E8.



SB j	(Mj(DP)) ← 1	400 400	i t				
	j = 0 to 3	103, 132			DI	$(INTE) \leftarrow 0$	95, 136
RB j	(Mj(DP)) ← 0 j = 0 to 3	101, 132			EI SNZ0	$(INTE) \leftarrow 1$ V10 = 0: (EXF0) = 1 ?	95, 136 104, 136
SZB j	(Mj(DP)) = 0 ? j = 0 to 3	107, 132			SN71	V10 = 1: NOP	104, 136
SEAM	(A) = (M(DP)) ?	104, 132				After skipping, (EXF1) $\leftarrow$ 0 V11 = 1: NOP	
SEA n	(A) = n ? n = 0 to 15	104, 132			SNZ10	I12 = 1 : (INT0) = "H" ? I12 = 0 : (INT0) = "L" ?	105, 136
B a BL p, a	$(PCL) \leftarrow a_{6}-a_{0}$ $(PCH) \leftarrow p$	92, 134 92, 134		ot operation	SNZI1	I22 = 1 : (INT1) = "H" ? I22 = 0 : (INT1) = "L" ?	105, 136
BLA p		92, 134		Interrup	TAV1	(A) ← (V1)	116, 136
	$(PCL) \leftarrow (DR2-DR0, A3-A0)$				TV1A	$(V1) \leftarrow (A)$	126, 136
BM a	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$	93, 134	-		TAV2	$(A) \leftarrow (V2)$	117, 136
	(PCH) ← 2 (PCL) ← a6–a0				TV2A	$(\vee 2) \leftarrow (A)$	126, 136 113, 136
BML p, a	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p$	93, 134			TI1A	$(11) \leftarrow (A)$	121, 136
	(PCL) ← a6–a0				TAI2	$(A) \leftarrow (I2)$	113, 136
BMLA p	(SP) ← (SP) + 1 (SK(SP)) ← (PC)	93, 134			TI2A	(I2) ← (A)	121, 136
	(PCH) ← p (PCL) ← (DR2–DR0, A3–A0)				TPAA	$(PA_0) \leftarrow (A_0)$	123, 136
RTI	(PC) ← (SK(SP))	102, 134			TAW1	$(A) \leftarrow (W1)$	117, 136
	$(SP) \leftarrow (SP) - 1$				TW1A	$(W1) \leftarrow (A)$	126, 136
RT	$(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$	102, 134		peration	TAW2	$(A) \leftarrow (W2)$	117, 136
RTS	$(PC) \gets (SK(SP))$	103, 134		limer of	TW2A	$(W2) \leftarrow (A)$	126, 136
$(SP) \leftarrow (SP) - 1$				TAW3 TW3A	(A) ← (W3) (W3) ← (A)	117, 136 127, 136	
	SEAM SEA n B a BL p, a BLA p BM a BML p, a BMLA p RTI RT RTS	SZB j $(Mj(DP)) = 0$ ? $j = 0 to 3$ SEAM $(A) = (M(DP))$ ?SEA n $(A) = n$ ? $n = 0 to 15$ B a $(PCL) \leftarrow a6-a0$ BL p, a $(PCH) \leftarrow p$ $(PCL) \leftarrow a6-a0$ BLA p $(PCH) \leftarrow p$ $(PCL) \leftarrow (DR2-DR0, A3-A0)$ BM a $(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCL) \leftarrow a6-a0$ BM a $(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCL) \leftarrow a6-a0$ BML p, a $(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCL) \leftarrow a6-a0$ BMLA p $(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCL) \leftarrow a6-a0$ BMLA p $(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p$ $(PCL) \leftarrow (DR2-DR0, A3-A0)$ RTI $(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$ RT $(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$ RTS $(PC) \leftarrow (SK(SP))$	SZB j $(Mj(DP)) = 0 ?$ 107, 132         SEAM $(A) = (M(DP)) ?$ 104, 132         SEA n $(A) = n ?$ 104, 132         Ba a $(PCL) \leftarrow a6-a0$ 92, 134         BL p, a $(PCH) \leftarrow p$ 92, 134 $(PCL) \leftarrow a6-a0$ 92, 134         BM a $(SP) \leftarrow (SP) + 1$ 93, 134 $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow 2$ $(PCL) \leftarrow a6-a0$ BML p, a $(SP) \leftarrow (SP) + 1$ 93, 134 $(SK(SP)) \leftarrow (PC)$ $(PCL) \leftarrow a6-a0$ 93, 134         BMLA p $(SP) \leftarrow (SP) + 1$ 93, 134 $(SK(SP)) \leftarrow (PC)$ $(PCL) \leftarrow a6-a0$ 93, 134         ST $(PCL) \leftarrow (DR2-DR0, A3-A0)$ 93, 134         RTI $(PC) \leftarrow (SK(SP))$ $(PC) \leftarrow (PC)$ $(PCL) \leftarrow (DR2-DR0, A3-A0)$ $PC \leftarrow (SP) + 1$ $(PC) \leftarrow (SK(SP))$ RTI $(PC) \leftarrow (SK(SP))$ $102, 134$	SZB j $(Mj(DP)) = 0 ?$ $j = 0 to 3$ 107, 132         SEAM $(A) = (M(DP)) ?$ 104, 132         SEA n $(A) = n ?$ $n = 0 to 15       104, 132         BA       (PCL) \leftarrow a6-a0       92, 134         BL p, a       (PCH) \leftarrow p(PCL) \leftarrow a6-a0       92, 134         BL p, a       (PCH) \leftarrow p(PCL) \leftarrow a6-a0       92, 134         BM a       (SP) \leftarrow (SP) + 1(SK(SP)) \leftarrow (PC)(PCL) \leftarrow a6-a0       93, 134         BM a       (SP) \leftarrow (SP) + 1(SK(SP)) \leftarrow (PC)(PCL) \leftarrow a6-a0       93, 134         BML p, a       (SP) \leftarrow (SP) + 1(SK(SP)) \leftarrow (PC)(PCL) \leftarrow a6-a0       93, 134         BML p, a       (SP) \leftarrow (SP) + 1(SK(SP)) \leftarrow (PC)(PCL) \leftarrow a6-a0       93, 134         BML p, a       (SP) \leftarrow (SP) + 1(SK(SP)) \leftarrow (PC)(PCL) \leftarrow (DR2-DR0, A3-A0)       93, 134         RTI       (PC) \leftarrow (SK(SP))(PC) \leftarrow (PC)(PCL) \leftarrow (DR2-DR0, A3-A0)       93, 134         RTI       (PC) \leftarrow (SK(SP))(SP) \leftarrow (SP) - 1       102, 134         RT       (PC) \leftarrow (SK(SP))(SP) \leftarrow (SP) - 1       103, 134         RTS       (PC) \leftarrow (SK(SP))(SP) \leftarrow (SP) - 1       103, 134   $	$SZB j \qquad (Mj(DP)) = 0 ?  j = 0 to 3 \qquad 107, 132  SEAM (A) = (M(DP)) ? 104, 132  SEA n (A) = n ? 104, 132  SEA n (A) = n ? 104, 132  SEA n (A) = n ? 104, 132  n = 0 to 15 \qquad 92, 134  (PCL) \leftarrow a6-a0 \qquad 92, 134  (PCL) \leftarrow a6-a0 \qquad 92, 134  (PCL) \leftarrow a6-a0 \qquad 92, 134  (PCL) \leftarrow (DR2-DR0, A3-A0) \qquad 93, 134  (SK(SP)) \leftarrow (PC)  (PCH) \leftarrow 2  (PCL) \leftarrow a6-a0 \qquad 93, 134  SM a (SP) \leftarrow (SP) + 1 \qquad 93, 134  (SK(SP)) \leftarrow (PC)  (PCL) \leftarrow a6-a0 \qquad 93, 134  (SK(SP)) \leftarrow (PC)  (PCL) \leftarrow a6-a0 \qquad 93, 134  SML p, a (SP) \leftarrow (SP) + 1 \qquad 93, 134  (SK(SP)) \leftarrow (PC)  (PCL) \leftarrow a6-a0 \qquad 93, 134  (SK(SP)) \leftarrow (PC)  (PCL) \leftarrow a6-a0 \qquad 93, 134  (SK(SP)) \leftarrow (PC)  (PCL) \leftarrow (DR2-DR0, A3-A0) \qquad 102, 134  RTI (PC) \leftarrow (SK(SP))  (SP) \leftarrow (SP) - 1 \qquad 102, 134  (SP) \leftarrow (SP) - 1 \qquad 103, 134 $	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c} \text{SZB j} & (Mj(DP)) = 0 ? \\ j = 0 \text{ to } 3 & 107, 132 \\ \text{SEAM} & (A) = (M(DP)) ? & 104, 132 \\ \text{SEA n} & (A) = n ? \\ n = 0 \text{ to } 15 & 104, 132 \\ \text{SBA n} & (A) = n ? \\ n = 0 \text{ to } 15 & 104, 132 \\ \text{SBA n} & (PCL) \leftarrow as -a0 & 32, 134 \\ \text{SL p, a} & (PCL) \leftarrow as -a0 & 32, 134 \\ (PCL) \leftarrow as -a0 & 32, 134 \\ (PCL) \leftarrow as -a0 & 32, 134 \\ (PCL) \leftarrow (DR2 - DR0, A3 - A0) & 92, 134 \\ \text{SM a} & (SP) \leftarrow (SP) + 1 \\ (SK(SP)) \leftarrow (PC) & (PC) \\ (PC + 0) \leftarrow 2 \\ (PCL) \leftarrow as -a0 & 93, 134 \\ (PCL) \leftarrow as -a0 & 93, 134 \\ (PCL) \leftarrow as -a0 & 93, 134 \\ (SK(SP)) \leftarrow (PC) & (PC) \\ (PC) \leftarrow (PC) \leftarrow p & 93, 134 \\ (PCL) \leftarrow as -a0 & 93, 134 \\ (SK(SP)) \leftarrow (PC) & (PC) \\ (PC) \leftarrow as -a0 & 93, 134 \\ (SK(SP)) \leftarrow (PC) & (PC) & (PC) \\ (PC) \leftarrow (DR2 - DR0, A3 - A0) & 93, 134 \\ (SK(SP)) \leftarrow (PC) & (PC) & (PC) \\ (PC) \leftarrow (DR2 - DR0, A3 - A0) & 93, 134 \\ (SK(SP)) \leftarrow (PC) & (PC) & (PC) \\ (PCL) \leftarrow (DR2 - DR0, A3 - A0) & 93, 134 \\ (SK(SP)) \leftarrow (PC) & (PC) & (PC) & (PC) & (PC) \\ (PC) \leftarrow (DR2 - DR0, A3 - A0) & 93, 134 \\ (SK(SP)) \leftarrow (PC) & (PC) & (PC) & (PC) & (PC) & (PC) & (PC) + p \\ (PCL) \leftarrow (DR2 - DR0, A3 - A0) & 102, 134 \\ \text{RT} & (PC) \leftarrow (SK(SP)) & 102, 134 \\ \text{RT} & (PC) \leftarrow (SK(SP)) & 102, 134 \\ \text{RT} & (PC) \leftarrow (SF) - 1 & 102, 134 \\ \text{RT} & (PC) \leftarrow (SK(SP)) & 102, 134 \\ \text{RT} & (PC) \leftarrow (SF) - 1 & 102, 134 \\ \text{RT} & (PC) \leftarrow (SF) - 1 & 102, 134 \\ \text{SP} \leftarrow (SP) \leftarrow (SP) - 1 & 103, 134 \\ \text{RT} & (PC) \leftarrow (SF) - 1 & 103, 134 \\ \text{RT} & (PC) \leftarrow (SF) - 1 & 103, 134 \\ \text{RT} & (PC) \leftarrow (SF) - 1 & 103, 134 \\ \text{RT} & (PC) \leftarrow (SF) - 1 & 103, 134 \\ \text{RT} & (PC) \leftarrow (SF) - 1 & 103, 134 \\ \text{RT} & (PC) \leftarrow (SF) - 1 & 103, 134 \\ \text{RT} & (PC) \leftarrow (SF) - 1 & 103, 134 \\ \text{RT} & (PC) \leftarrow (SF) - 1 & 103, 134 \\ \text{RT} & (PC) \leftarrow (SF) - 1 & 103, 134 \\ \text{RT} & (W3) \leftarrow (A) \\ RT$

Note: p is 0 to 47 for M34519M6,



INDEX LIST O	F INSTRUCTION FUNC	TION	(coi	ntinued)
Group-				Group

Group- ing	Mnemonic	Function	Page	Group	- Mnemonic	Function	Page
	TAW4	$(A) \leftarrow (W4)$	118, 136		T4HAB	$(R4H7-R4H4) \leftarrow (B)$ $(R4H3-R4H0) \leftarrow (A)$	109, 138
	TW4A	(W4) ← (A)	127, 136		TR1AB	(R17–R14) ← (B) (R13–R10) ← (A)	125, 138
	TAW5	(A) ← (W5)	118, 138		TR3AB	(R37–R34) ← (B) (R33–R30) ← (A)	125, 138
	TW5A	(W5) ← (A)	127, 138				109, 140
	TAW6	(A) ← (W6)	118, 138		T4R4L	$(T47-T44) \leftarrow (R4L7-R4L4)$	
	TW6A	(W6) ← (A)	127, 138	eration	SNZT1	V12 = 0: (T1F) = 1 ? After skipping, (T1F) $\leftarrow$ 0 V12 = 1: NOP	106, 140
	TABPS	$(B) \leftarrow (TPS7-TPS4)$ $(A) \leftarrow (TPS3-TPS0)$	112, 138	Timer operation	SNZT2	V13 = 0: (T2F) = 1 ? After skipping, (T2F) $\leftarrow$ 0	106, 140
	TPSAB	$(RPS7-RPS4) \leftarrow (B)$ $(TPS7-TPS4) \leftarrow (B)$	123, 138		SNZT3	V13 = 1: NOP V20 = 0: (T3F) = 1 ?	106, 140
		(RPS3–RPS0) ← (A) (TPS3–TPS0) ← (A)			SINZ 13	After skipping, (T3F) $\leftarrow 0$ V20 = 1: NOP	100, 140
	TAB1	$\begin{array}{l} (B) \leftarrow (T17-T14) \\ (A) \leftarrow (T13-T10) \end{array}$	110, 138		SNZT4	V21 = 0: (T4F) = 1 ? After skipping, (T4F) ← 0	107, 140
eration	T1AB	(R17–R14) ← (B) (T17–T14) ← (B)	108, 138			V21 = 1: NOP	
Timer operation		(R13–R10) ← (A) (T13–T10) ← (A)			IAP0 OP0A	$(A) \leftarrow (P0)$ $(P0) \leftarrow (A)$	96, 140 99, 140
	TAB2	(B) ← (T27–T24) (A) ← (T23–T20)	110, 138		IAP1	$(A) \leftarrow (P1)$	96, 140
	T2AB	(R27–R24) ← (B)	108, 138		OP1A	(P1) ← (A)	99, 140
		$(T27-T24) \leftarrow (B)$ $(R23-R20) \leftarrow (A)$ $(T22-T22) \leftarrow (A)$			IAP2	(A2−A0) ← (P22−P20) (A3) ← 0	96, 140
	TADO	$(T23-T20) \leftarrow (A)$	110 129	ration	OP2A	$(P22\text{-}P20) \leftarrow (A2\text{-}A0)$	99, 140
	TAB3	(B) ← (T37–T34) (A) ← (T33–T30)	110, 138	out ope	IAP3	(A) ← (P3)	97, 140
	ТЗАВ	(R37–R34) ← (B) (T37–T34) ← (B)	109, 138	Input/Output operation	ОРЗА	$(P3) \leftarrow (A)$	100, 140
		$(137-134) \leftarrow (B)$ $(R33-R30) \leftarrow (A)$ $(T33-T30) \leftarrow (A)$		du	IAP4	(A) ← (P4)	97, 140
	TAB4	(B) ← (T47–T44)	111, 138		OP4A	$(P4) \leftarrow (A)$	100, 140
		(A) ← (T43–T40)			IAP5	(A) ← (P5)	97, 140
	T4AB	(R4L7–R4L4) ← (B) (T47–T44) ← (B)	109, 138		OP5A	(P5) ← (A)	100, 140
		$(R4L3-R4L0) \leftarrow (A)$ $(T43-T40) \leftarrow (A)$			IAP6	(A) ← (P6)	97, 140
					OP6A	(P6) ← (A)	100, 140



## INDEX LIST OF INSTRUCTION FUNCTION (continued)

Group-	Mnemonic	Function	Page		Group-	Mnemonic	Function	Page
ing	CLD	(D) ← 1	93, 140		ing	TABSI	$(B) \leftarrow (SI7-SI4) (A) \leftarrow (SI3-SI0)$	112, 142
			55, 140				$(C) \leftarrow (OII OI4) (A) \leftarrow (OI3-OI0)$	112, 142
	RD	$(D(Y)) \leftarrow 0$	102, 140			TSIAB	$(SI7-SI4) \leftarrow (B) (SI3-SI0) \leftarrow (A)$	125, 142
		(Y) = 0 to 7				SST	$(SIOF) \leftarrow 0$	107, 142
	SD	$(D(Y)) \gets 1$	103, 140		ratio		Serial I/O starting	,
		(Y) = 0 to 7			opei	01701		100 110
	SZD	(D(Y)) = 0 ?	108, 140		Serial I/O operation	SNZSI	V23=0: (SIOF)=1? After skipping, (SIOF) $\leftarrow 0$	106, 142
		(Y) = 0  to  7	,		Seria		V23=1: NOP	
	TAPU0	(A) ← (PU0)	115, 140			TAJ1	(A) ← (J1)	113, 142
	TPU0A	$(PU0) \gets (A)$	123, 140			TJ1A	(J1) ← (A)	121, 142
	TAPU1	$(A) \gets (PU1)$	115, 140			TABAD	In A/D conversion mode , (B) $\leftarrow$ (AD9–AD6)	111, 144
tion	TPU1A	(PU1) ← (A)	124, 140				$(A) \leftarrow (AD_5-AD_2)$ In comparator mode,	
perat	TAK0	(A) ← (K0)	113, 142				$(B) \leftarrow (AD7 - AD4)$	
Input/Output operation	ткоа	(K0) ← (A)	122, 142			TALA	$(A) \leftarrow (AD3-AD0)$ $(A3, A2) \leftarrow (AD1, AD0)$	114, 144
Input/O	TAK1	(A) ← (K1)	114, 142				$(A1, A0) \leftarrow 0$	114, 144
	TK1A	(K1) ← (A)	122, 142			TADAB	$(AD7-AD4) \leftarrow (B)$ $(AD3-AD0) \leftarrow (A)$	112, 144
	TAK2	(A) ← (K2)	114, 142			ADOT		04 444
	TK2A	(K2) ← (A)	122, 142		ation	ADST	(ADF) ← 0 A/D conversion starting	91, 144
	TFR0A	$(FR0) \leftarrow (A)$	120, 142		A/D operation	SNZAD	V21 = 0: (ADF) = 1 ? After skipping, (ADF) ← 0	105, 144
	TFR1A	(FR1) ← (A)	120, 142		Ā		V21=1: NOP	
	TFR2A	(FR2) ← (A)	120, 142			TAQ1	(A) ← (Q1)	115, 144
	TFR3A	(FR3) ← (A)	121, 142			TQ1A	(Q1) ← (A)	124, 144
	СМСК	Ceramic resonator selected	94, 142	ĺ		TAQ2	(A) ← (Q2)	116, 144
	CRCK	RC oscillator selected	94, 142			TQ2A	$(Q2) \leftarrow (A)$	124, 144
ration	СҮСК	Quartz-crystal oscillator selected	94, 142			TAQ3	(A) ← (Q3)	116, 144
Clock operation	TRGA	(RG0) ← (A0)	125, 142			ТQЗА	(Q3) ← (A)	124, 144
Ğ	TAMR	$(A) \leftarrow (MR)$	110, 142					
	TMRA	$(MR) \leftarrow (A)$	123, 142					



# **INDEX LIST OF INSTRUCTION FUNCTION (continued)**

ſ	Group- ing	Mnemonic	Function	Page
		NOP	$(PC) \gets (PC) + 1$	99, 144
		POF	101, 144	
	c	EPOF	POF instruction valid	96, 144
	eration	SNZP	(P) = 1 ?	105, 144
	Other operation	DWDT	Stop of watchdog timer function enabled	95, 144
		WRST (WDF1) = 1 ? After skipping, (WDF1) $\leftarrow 0$		128, 144
		SRST	System reset occurrence	107, 144



# MACHINE INSTRUCTIONS (INDEX BY ALPHABET)

An (Add n	and accumulator)							
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition			
code	0 0 0 1 1 0 n n n n ₂ 0 6 n ₁₆	words	cycles					
		1	1	-	Overflow $= 0$			
Operation:	$(A) \leftarrow (A) + n$	Grouping:	Arithmetic	operation				
-	n = 0 to 15	<b>Description:</b> Adds the value n in the immediate field to						
			register A,	and stores	a result in register A.			
			The contents	s of carry fla	g CY remains unchanged.			
					ction when there is no			
					t of operation.			
					struction when there is			
			overflow as	s the resul	t of operation.			
ADST (A/D	conversion STart)							
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition			
code	$\begin{vmatrix} 1 & 0 & 1 & 0 & 0 & 1 & 1 & 1 & 1 & 1 &$	words	cycles					
		1	1	-	-			
Operation:	$(ADF) \leftarrow 0$	Grouping:	A/D conve	rsion opera	at the comparator mode (Q13			
	Q13 = 0: A/D conversion starting	Description	: Clears (0)	to A/D c	onversion completion			
	Q13 = 1: Comparator operation starting		flag ADF, a	and the A/D	conversion at the A/D			
	(Q13 : bit 3 of A/D control register Q1)	conversion mode (Q13 = 0) or the compara- tor operation at the comparator mode (Q13 = 1) is started.						
AM (Add ad	ccumulator and Memory)							
Instruction		Number of	Number of	Flag CY	Skip condition			
code	$\begin{bmatrix} 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0 & 1 & 0 \\ \end{bmatrix}_{2} \begin{bmatrix} 0 & 0 & A \\ 0 & 0 & A \end{bmatrix}_{16}$	words	cycles					
		1	1	-	-			
Operation:	$(A) \leftarrow (A) + (M(DP))$	Grouping:	Arithmetic	operation				
		Description	: Adds the o	contents o	f M(DP) to register A.			
		Stores the result in register A. The contents						
			ins unchanged.					
· · · · ·	accumulator, Memory and Carry)	1						
Instruction		Number of words	Number of cycles	Flag CY	Skip condition			
code	0 0 0 0 0 0 1 0 1 1 ₂ 0 0 B ₁₆			0/1				
		1	1	0/1	-			
Operation:	$(A) \leftarrow (A) + (M(DP)) + (CY)$	Grouping:	Arithmetic	operation				
	$(CY) \leftarrow Carry$	<b>Description:</b> Adds the contents of M(DP) and carry flag						
			CY to regis	ster A. Sto	res the result in regis-			
			ter A and c	arry flag C	Y.			



# MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

AND (logic	al Al	ND k	betw	een a	accu	mula	ator a	Ind	l me	mor	y)							
Instruction	D9								Do				Number of	Number of	Flag CY	Skip condition		
code	0	0	0	0 0	1	1	0 0	)	0	0	1	8 16	words	cycles				
					_				2			16	1	1	-	_		
Operation:	(A)	← (A	A) AN	D (M(	) (90								Grouping:	Arithmetic	operation			
	. ,												Description	: Takes the	AND opera	ation between the con-		
														tents of r	egister A	and the contents of		
														M(DP), an	d stores th	e result in register A.		
B a (Brancl	n to	add	ress	a)														
Instruction	D9	1							D0				Number of	Number of	Flag CY	Skip condition		
code	0	1	1	a6 a	5 a4	аз	a2 a	a1	ao	1	8 +a	a ₁₆	words	cycles				
									2	1	1	-	-					
Operation:	$(PCL) \leftarrow a6 \text{ to } a0$										Grouping:	Branch op	anch operation					
														<b>Description:</b> Branch within a page : Branches to address				
														a in the ide	entical pag	e.		
										Note:	Note: Specify the branch address w							
										including this instruction.								
<b>BL p, a</b> (Br	anch	n Lo	ng t	o add	ress	s a in	ı pag	e p	))					1	1			
Instruction	D9	1							Do				Number of	Number of	Flag CY	Skip condition		
code	0	0	1	1 1	p4	рз	p2 p	01	p0 2	0	E  +p	р 16	words	cycles				
		1									n		2	2	-	_		
	1 0 p5 a6 a5 a4 a3 a2 a1 a0 2 2 ^p a a ₁₆									2	Grouping: Branch operation							
Operation:	(PCH) ← p										Description							
•	$(PCL) \leftarrow a6 \text{ to } a0$								a in page p.									
		,											Note:	p is 0 to 4	7 for M345	519M6 and p is 0 to 63		
														for M3451	9M8E8.			
BLA p (Bra		Lor	ng to	addr	ess	(D) -	+ (A)			e p)								
Instruction	D9	1						_	Do				Number of words	Number of cycles	Flag CY	Skip condition		
code	0 0 0 0 1 0 0 0 0 0 1 0 0 0 0 1 0 16								0 2	0		-						
	1 0 p5 p4 0 0 p3 p2 p1 p0 ₂ 2 p p ₁₆								2	2	_	_						
								Grouping:	Branch op	eration								
Operation:								Description			: Branches to address							
									(DR2 DR1 DR0 A3 A2 A1 A0)2 specified									
								registers D	and A in p	bage p.								
													Note:	p is 0 to 4	7 for M345	519M6 and p is 0 to 63		
														for M3451	9M8E8.			



MACHINE INSTRUCTIONS (INDEX BY ALPHABET)

	-						
BM a (Bra	nch and Mark to address a in page 2)						
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition		
		words	cycles	Flag C I	Skip condition		
code	0 1 0 a6 a5 a4 a3 a2 a1 a0 ₂ 1 a a ₁₆						
		1	1	-	_		
Operation:		Grouping:	Subroutine		ation		
Operation.	$(SP) \leftarrow (SP) + 1$	Description					
	$(SK(SP)) \leftarrow (PC)$						
	(PCH) ← 2	Nete					
	$(PCL) \leftarrow a6-a0$	Note:					
			maximum i	evel of sub	routine nesting is 8.		
BML p, a (	Branch and Mark Long to address a in page p)						
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition		
code		words	cycles		emp containen		
ooue	0 0 1 1 0 p4 p3 p2 p1 p0 2 0 +p p 16	2	2	_			
		2	2				
	$\begin{bmatrix} 1 & 0 & p5 & a6 & a5 & a4 & a3 & a2 & a1 & a0 \end{bmatrix}_2 \begin{bmatrix} 2 & p \\ +a & a \end{bmatrix}_{16}$	Grouping:	Subroutine	call opera	ation		
Operation:	$(SP) \leftarrow (SP) + 1$						
operation.	$(SF) \leftarrow (SF) + 1$ $(SK(SP)) \leftarrow (PC)$	Description					
	$(SK(SF)) \leftarrow (FC)$ $(PCH) \leftarrow p$	Note:					
		Note:					
	(PCL) ← a6–a0	Be careful not to over the stack because the					
			maximum		routine nesting is o.		
BMLA p (E	Branch and Mark Long to address (D) + (A) in page	p)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition		
code	0 0 0 0 1 1 0 0 0 0 0 0 3 0	words	cycles				
		2	2	-	-		
	1 0 p5 p4 0 0 p3 p2 p1 p0 2 2 p p ₁₆						
		Grouping:	Subroutine	e call opera	ation		
Operation:	$(SP) \leftarrow (SP) + 1$	Description	cycles     -       2     -       Subroutine call operation       : Call the subroutine : Calls the subroutine at				
	$(SK(SP)) \leftarrow (PC)$			cycles       Image: cycles         2       -         2       -         Subroutine call operation         Call the subroutine : Calls the subroutine at ddress a in page p.         o is 0 to 47 for M34519M6 and p is 0 to 63 or M34519M8E8.         Be careful not to over the stack because the naximum level of subroutine nesting is 8.         Imber of cycles       Flag CY       Skip condition         2       -       -         Subroutine call operation       Calls the subroutine at ddress (DR2 DR1 DR0 A3 A2 A1 A0)2 specied by registers D and A in page p.       o is 0 to 47 for M34519M6 and p is 0 to 63 or M34519M8E8.         Be careful not to over the stack because the naximum level of subroutine nesting is 8.       or M34519M8E8.         De careful not to over the stack because the naximum level of subroutine nesting is 8.       o to 47 for M34519M6 and p is 0 to 63 or M34519M8E8.         Be careful not to over the stack because the naximum level of subroutine nesting is 8.       o to 47 for M34519M6 and p is 0 to 63 or M34519M8E8.         De careful not to over the stack because the naximum level of subroutine nesting is 8.       o to 47 for M34519M6 and p is 0 to 63 or M34519M8E8.         De careful not to over the stack because the naximum level of subroutine nesting is 8.       o to 47 for M34519M6 and p is 0 to 63 or M34519M6			
	$(PCH) \leftarrow p$	fied by registers D and A in page p.					
	$(PCL) \leftarrow (DR2-DR0, A3-A0)$	Note:	19M6 and p is 0 to 63				
			for M34519	9M8E8.			
		Be careful not to over the stack because					
			maximum I	evel of sub	routine nesting is 8.		
CLD (CLea	ar port D)						
Instruction	D9 D0	Number of	Number of	Flag CV	Skip condition		
		words		I lay C I	Skip condition		
code	0 0 0 0 1 0 0 1 1 0 0 1 1 1 16	1					
				-	-		
Operation:	(D) ← 1	Grouping:	Crouping Input/Output exerction				
oporation		Description: Sets (1) to port D.					
		Description	. 5613 (1) 10	por D.			
		1					



# MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

CMA (CoM	plement of Accumulator)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code		words	cycles			
	0 0 0 0 0 1 1 0 0 2 0 1 0 16	1	1	-	-	
Operation:	$(A) \leftarrow \overline{(A)}$	Grouping:	Arithmetic	operation		
•					mplement for register	
		-	A's conten			
CMCK (Clo	ock select: ceraMic oscillation ClocK)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code	1 0 1 0 0 1 1 0 1 0 2 9 A ₁₆	words	cycles	_		
		1	1	-	-	
Operation:	Ceramic oscillation circuit selected	Grouping:	Clock cont			
		Description			oscillation circuit for	
			main clock	ς f(Xιν).		
	ock select: Rc oscillation ClocK)	1	1			
Instruction		Number of words	Number of	Flag CY	Skip condition	
code	$\begin{bmatrix} 1 & 0 & 1 & 0 & 0 & 1 & 1 & 0 & 1 & 1 \\ \end{bmatrix}_{2} \begin{bmatrix} 2 & 9 & B \end{bmatrix}_{16}$		cycles			
		1	1	-	-	
Operation:	RC oscillation circuit selected	Grouping:	Clock cont	rol operatio	าท	
operation		Grouping: Clock control operation Description: Selects the RC oscillation circuit for main				
		clock f(XIN).				
			,	,		
CYCK (Clo	ck select: crYstal oscillation ClocK)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code	1 0 1 0 0 1 1 0 0 1 ₂ 2 9 D ₁₆	words	cycles	-	-	
		1	1	-	-	
				<u>   </u>		
Operation:	Quartz-crystal oscillation circuit selected	Grouping:	Clock cont			
		Description			ystal oscillation circuit	
			for main cl	ock f(XIN).		
		1				



# MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

DEY (DEcr	ement register Y)						
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition		
code	0 0 0 0 0 1 0 1 1 1 2 0 1 7	words	cycles 1	_	(Y) = 15		
Operation:	$(Y) \leftarrow (Y) - 1$	Grouping:	RAM addr				
		Description			contents of register Y.		
					action, when the con-		
				-	15, the next instruction		
					contents of register Y		
			is not 15, t	the next in:	struction is executed.		
	Latera A						
DI (Disable		Number	Number				
Instruction		Number of words	Number of cycles	Flag CY	Skip condition		
code	0 0 0 0 0 0 0 1 0 0 2 0 0 4 16	1	1	_			
Operation:	$(INTE) \leftarrow 0$	Grouping:	Interrupt co	ontrol oper	ation		
		Description	: Clears (0)	to interrup	t enable flag INTE, and		
			disables th	ne interrupt			
		Note:	Note: Interrupt is disabled by executing the DI in- struction after executing 1 machine cycle.				
DWDT (Dis	able WatchDog Timer)						
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition		
code		words	cycles				
		1	1	-	-		
		<b>O</b> merum im mu	Oth an an ar				
Operation:	Stop of watchdog timer function enabled		rouping:         Other operation           escription:         Stops the watchdog timer function by the				
		Description					
		WRST instruction after executing the DWDT instruction.					
			DWDTINS				
EI (Enable	Interrupt)						
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition		
code		words	cycles		Onp condition		
ooue		1	1	_	_		
Operation:	$(INTE) \leftarrow 1$	Grouping:	Interrupt c	ontrol oper	ation		
		<b>Description:</b> Sets (1) to interrupt enable flag INTE, and enables the interrupt.					
		Note:			by executing the EI in-		
			struction a	fter execut	ing 1 machine cycle.		



EPOF (Ena	ble POF instruction)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 1 0 1 1 0 1 1 0 1 1 0 5 B	words	cycles		
		1	1	-	_
Operation:	POF instruction valid	Grouping:	Other oper	ation	
		Description			e after POF instruction
			valid by ex	ecuting the	EPOF instruction.
IAP0 (Input	Accumulator from port P0)				
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
	1 0 0 1 1 0 0 0 0 0 0 0 1 1 1 1 1 0 1 0	1	1	-	-
Operation:	$(A) \leftarrow (P0)$	Grouping:	Input/Outp	ut operatio	n
•					port P0 to register A.
IAP1 (Input	Accumulator from port P1)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code		words	cycles	i lug O i	
	<u>1 0 0 1 1 0 0 0 1 1</u> <u>2 6 1 16</u>	1	1	-	_
Operation:	$(A) \leftarrow (P1)$	Grouping:	Input/Outp	ut operatio	n
		Description	: Transfers t	he input of	port P1 to register A.
IAP2 (Input	Accumulator from port P2)				
Instruction code		Number of words	Number of cycles	Flag CY	Skip condition
cout	1 0 0 1 1 0 0 0 1 0 ₂ 2 6 2 ₁₆	1	1	-	-
Operation:	$(A_2 - A_0) \leftarrow (P_{22} - P_{20})$	Grouping:	Input/Outp	ut operatio	n
	$(A3) \leftarrow 0$				port P2 to register A.



IAP3 (Input	Accumulator from port P3)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 1 1 0 0 0 1 1 ₂ 2 6 3 ₁₆	words	cycles		
		1	1	-	-
Operation:	$(A) \leftarrow (P3)$	Grouping:	Input/Outp	ut operatio	n
		Description	: Transfers t	he input of	port P3 to register A.
IAP4 (Input	Accumulator from port P4)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 1 1 0 0 1 0 0 ₂ 2 6 4 ₁₆	words	cycles		
		1	1	-	-
Operation:	$(A) \gets (P4)$	Grouping:	Input/Outp		
		Description	: Transfers t	he input of	port P4 to register A.
	Accumulator from port P5)				
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	1     0     0     1     1     0     0     1     0     1     2     6     5	1	1	_	
			1		
Operation:	(A) ← (P5)	Grouping:	Input/Outp		
		Description	: Transfers t	he input of	port P5 to register A.
· · ·	Accumulator from port P6)				
Instruction code		Number of words	Number of cycles	Flag CY	Skip condition
coue	1 0 0 1 1 0 0 1 1 0 ₂ 2 6 6 ₁₆	1	1	_	_
Operation:	$(A) \leftarrow (P6)$	Grouping:	Input/Outp	•	
		Description	: Transfers t	ne input of	port P6 to register A.



INY (INcrem	nent	reg	iste	rY)																	
Instruction code	D9	1						— —				Do	Г				7	Number of words	Number of cycles	Flag CY	Skip condition
code	0	0	0	0	0	1	0	C	)	1		1	2 L	0	1	3	16	1	1	-	(Y) = 0
Operation:	(Y)	← (Y	′) + 1															Grouping:	RAM addr		1
oporation	(,,)	、 (1	,																: Adds 1 to sult of ac register skipped. V	the content ddition, w ( is 0, the Vhen the c	ts of register Y. As a re- when the contents of e next instruction is contents of register Y is ction is executed.
LA n (Load	n in	Aco	cum	ulato	or)																
Instruction code	D9	0	0	1	1	1	n		n	n	Т	Do n		0	7	n	٦	Number of words	Number of cycles	Flag CY	Skip condition
													2 L	-			16	1	1	-	Continuous description
Operation:	• • •	← n 0 to	15															Grouping: Description	register A. When the coded and struction	value n in LA instruc d executed is execu	the immediate field to tions are continuously d, only the first LA in- uted and other LA d continuously are
LXY x, y (l	oad	rea	iste	r X a	anc	17	wi	th y	( 2	nd	1 1	)							skipped.		
Instruction code	D9	109	x3		x1	x0			y2	y1		) Do yo ,	Г	3	x	у		Number of words	Number of cycles	Flag CY	Skip condition
	Ŀ	·	70	~2				<u> </u>	,_	<b>,</b>	.1	<b>)</b>	2 L	•	~	,	16	1	1	-	Continuous description
Operation:	(X)	←x	x = (	) to 1	5													Grouping:	RAM addr	esses	
	(Y)	← y	y = (	) to 1	5													Description	register X field to re tions are o only the f	, and the va gister Y. V continuous irst LXY in LXY instru	In the immediate field to ralue y in the immediate When the LXY instruc- ly coded and executed Instruction is executed uctions coded continu-
LZ z (Load	reg	ster	·Ζν	vith z	<u>z)</u>													1	1	-	
Instruction code	D9 0	0	0	1	0	0	1	(	0	Z1		Do zo	. [	0	4	8		Number of words	Number of cycles	Flag CY	Skip condition
		1											2 L			1 72	10	1	1	-	-
Operation:	(Z)	←z	z = (	) to 3														Grouping: Description	RAM addr Loads the register Z.	value z in	n the immediate field to



NOP (No C	Peration)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	$\begin{bmatrix} 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 $	words	cycles		
		1	1	-	_
Operation:	$(PC) \leftarrow (PC) + 1$	Grouping:	Other oper	ation	
		Description			1 to program counter
			value, and	others ren	nain unchanged.
0004 (0.4					
Instruction	put port P0 from Accumulator) D9 D0	Number of	Number of	Flag CY	Skip condition
code		words	cycles	r lag O i	Skip condition
	1 0 0 0 1 0 0 0 0 0 2 2 2 0 16	1	1	-	-
Operation:	$(P0) \leftarrow (A)$	Grouping:	Input/Outp	ut operatio	
		Description			s of register A to port
			P0.		
OP1A (Out	put port P1 from Accumulator)				
Instruction		Number of words	Number of cycles	Flag CY	Skip condition
code	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	1	1	_	
		'			
Operation:	$(P1) \leftarrow (A)$	Grouping:	Input/Outp		
		Description	P1.	ie content	s of register A to port
	nut nort D2 from Accumulator				
Instruction	put port P2 from Accumulator) D9 D0	Number of	Number of	Flag CY	Skip condition
code	1     0     0     1     0     0     1     0	words	cycles		
		1	1	-	-
Operation:	$(P2) \leftarrow (A)$	Grouping:	Input/Outp	ut operatio	n
•					s of register A to port
			P2.		



OP3A (Out	put port P3 from Accumulator)				
Instruction code	D9 D0 1 0 0 1 0 0 1 1 2 2 3 16	Number of words	Number of cycles	Flag CY	Skip condition
	1 0 0 0 1 0 0 0 1 1 2 2 2 3 16	1	1	-	-
Operation:	(P3) ← (A)	Grouping:	Input/Outp	ut operatio	n
		Descriptior	i: Outputs th P3.	e content	s of register A to port
OP4A (Out	put port P4 from Accumulator)				
Instruction code	D9 D0 1 0 0 1 0 1 0 2 2 4	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	-
Operation:	$(P4) \leftarrow (A)$	Grouping:	Input/Outp		
		Description	: Outputs th P4.	ne content	s of register A to port
OP5A (Out	put port P5 from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1     0     0     1     0     1     0     1     2     2     2     5     16	words 1	cycles 1	-	_
Operation:	(P5) ← (A)	Grouping: Description	Input/Outp : Outputs th P5.		n s of register A to port
OP6A (Out	put port P6 from Accumulator)				
Instruction code		Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	-	-
Operation:	(P6) ← (A)	Grouping: Description	Input/Outp : Outputs th P6.		n s of register A to port
		1			



<b>OR</b> (logical	OR between accumulator and memory)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 0 1 1 0 0 1 2 0 1 9 16	words	cycles		
	<u> </u>	1	1	-	-
Operation:	$(A) \leftarrow (A) \text{ OR } (M(DP))$	Grouping:	Arithmetic	operation	
•			: Takes the	OR operat	ion between the con-
		_	tents of re	egister A	and the contents of
			M(DP), and	d stores the	e result in register A.
POF (Powe	er OFf)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 0 0 0 0 1 0 2 16	words	cycles		
		1	1	-	-
Operation:	Transition to RAM back-up mode	Grouping:	Other oper	ration	
operation		Description			RAM back-up state by
				•	struction after execut-
			ing the EP		
		Note:	If the EPOF	= instruction	n is not executed before
			-		ction, this instruction is
			equivalent	to the NOF	instruction.
RAR (Rota	te Accumulator Right)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 0 1 1 1 0 1 0 1 D	words	cycles		
		1	1	0/1	-
Operation:	$\rightarrow$ [CY] $\rightarrow$ [A3A2A1A0]	Grouping:	Arithmetic	operation	
		Description			ontents of register A in-
					of carry flag CY to the
			right.		
RB j (Rese	t Bit)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 1 0 0 1 j j 2 0 4 C +j 16	words	cycles		
		1	1	-	-
Operation:	$(Mj(DP)) \leftarrow 0$	Grouping:	Bit operati		
	j = 0  to  3	Description			nts of bit j (bit specified
					e immediate field) of
			M(DP).	.,	·····, ···
			. /		



RC (Reset	Carr	y fla	g)													
Instruction	D9								Do				Number of	Number of	Flag CY	Skip condition
code	0	0	0 0	0	0	0	1	1	0	0	0 6	3	words	cycles		
									2			16	1	1	0	-
Operation:	(CY	) → (	)										Grouping:	Arithmetic	operation	
•	(- )													: Clears (0)		g CY.
													-	( )		•
RD (Reset	port	D sp	pecifie	ed by	/ reg	iste	rY)									
Instruction	D9								Do				Number of	Number of	Flag CY	Skip condition
code	0	0	0 0	0	1	0	1 (	5	0	0	1 4	1	words	cycles		
			I						2				1	1	-	-
Operation:	(D()	⁄)) ←	0										Grouping:	Input/Outp	ut operatio	
		/ever											Description			oort D specified by reg-
	(Y) =	= 0 to	o 7											ister Y.		
RT (ReTurn		n su	Ibrout	ine)												
Instruction	D9								Do			_	Number of words	Number of cycles	Flag CY	Skip condition
code	0	0	0 1	0	0	0	1 (	0	0 2	0	4 4	<b>1</b> 16	1	2	_	
													1	2		
Operation:			SK(SF										Grouping:	Return ope	eration	
	(SP)	) ← (	SP) –	1									Description			outine to the routine
														called the	subroutine	
	n fra		torru	nt)												
RTI (ReTur	D9		iterru	ρι)					Do				Number of	Number of	Flag CY	Skip condition
code		•				_							words	cycles	Flag C f	Skip condition
COUE	0	0	0 1	0	0	0	1	1	0 2	0	4 6	<b>5</b> 16	1	1	_	_
Operation:			SK(SF										Grouping:	Return ope	eration	
	(SP)	) ← (	SP) –	1									Description	: Returns fr	om interro	upt service routine to
														main routir		
																f data pointer (X, Y, Z),
																s, NOP mode status by ption of the LA/LXY in-
																and register B to the
														states just		
																•



RTS (ReTu	rn from subroutine and Skip)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 1 0 0 1 0 1 0 1 2 0 4 5 16	words	cycles		
		1	2	-	Skip at uncondition
Operation:	$(PC) \leftarrow (SK(SP))$	Grouping:	Return ope	eration	
	$(SP) \leftarrow (SP) - 1$	Description	: Returns f	rom subro	outine to the routine
					, and skips the next in-
			struction at	t unconditi	on.
SB j (Set B	•	I			
Instruction		Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 0 1 0 1 1 j j 2 0 5 C +j 16				
		1	1	-	-
Operation:	(Mj(DP)) ← 1	Grouping:	Bit operation	on	
	j = 0 to 3				of bit j (bit specified by
			the value j	in the imm	nediate field) of M(DP).
SC (Set Ca	rry flag)	1			
Instruction		Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 0 0 0 0 0 1 1 1 2 0 0 7 16	1		1	
		1	1	1	-
Operation:	$(CY) \leftarrow 1$	Grouping:	Arithmetic	operation	
			: Sets (1) to		CY.
<b>OD</b> (0.1					
· · ·	rt D specified by register Y)	Number	Number		
Instruction		Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 0 0 0 1 0 1 0 1 2 0 1 5 16	1	1	_	_
Operation:	$(D(Y)) \leftarrow 1$	Grouping:	Input/Outp		
-	(Y) = 0  to  7	Description	( )	a bit of po	rt D specified by regis-
			ter Y.		



SEA n (Ski	рЕc	jual	, Acc	um	ula	tor	with	im	me	dia	ate	dat	a r	ר)						
Instruction	D9	-								D	<b>)</b> 0			-			Number of	Number of	Flag CY	Skip condition
code	0	0	0	0	1	0	0	1	0	1		0	2	2 !	5		words	cycles		
					.						2 		- -			<b>`</b>	2	2	-	(A) = n
	0	0	0	1	1	1	n	n	n	n	1 2	0	7		n16	t	Grouping:	Compariso	n operatio	n
Operation:	(A)	= n î	?														Description	: Skips the	next instr	uction when the con-
-		0 to																tents of reg	gister A is	equal to the value n in
																		the immedi		
																				struction when the con-
																		-		not equal to the value n
																		in the imme	ediate field	1.
SEAM (Ski	рЕc	ual	, Acc	um	ulat	tor	with	M	em	ory	/)									
Instruction	D9									D	0						Number of	Number of	Flag CY	Skip condition
code	0	0	0	0	1	0	0	1	1	0		0	2	2   (	6	;	words	cycles		
				I												<u> </u>	1	1	-	(A) = (M(DP))
Operation:	(A)	= (M	(DP))	?													Grouping:	Compariso	n operatio	n
																Ī	Description	: Skips the	next instr	uction when the con-
																			jister A is e	equal to the contents of
																		M(DP).		the standard the second
																				struction when the con- is not equal to the
																		contents of	U	is not equal to the
																			м(вг).	
SNZ0 (Skip	if N	lon	Zero		ndit	ion	of	-vt/	arna	al (	0 in	torr	n	t ro			flan)			
Instruction	D9		2010	001	iun		010	5710	51110		0 III 00	ten	up	10	quo		Number of	Number of	Flag CY	Skip condition
code	0	0	0	0	1	1	1	0	0			0	3	3	8		words	cycles		
		0		•	•	•		0			2				16	; [	1	1	-	V10 = 0: (EXF0) = 1
Operation:	V1	0 = 0	: (EXI	= (0	:1?	)											Grouping:	Interrupt o	peration	
			ipping				0										Description	: When V10	= 0 : Skip	os the next instruction
			: SNZ																	rupt request flag EXF0
	(V1	0:b	it 0 of	the	inte	rrup	t con	trol	reg	iste	er V	1)								clears (0) to the EXF0
																		the next in:		0 flag is "0," executes
																				s instruction is equiva-
																		lent to the		•
SNZ1 (Skip	if N	lon	Zero	cor	ndit	ion	of e	exte	ərna	al [.]	1 in	terr	up	t re	que	st	•			
Instruction code	D9	0		0	1	1	4	0	0	1	00		1	, ,			Number of words	Number of cycles	Flag CY	Skip condition
coue	0	0	0	0	1	1	1	0	0	1	2	0	3	3	916	;	1	1	-	V11 = 0: (EXF1) = 1
Operation:	V1·	= 0:	EXF	-1) =	1?												Grouping:	Interrupt or	peration	
			ipping				0									- Г	Description			os the next instruction
			SNZ														•			rupt request flag EXF1
	(V1	1 : bi	it 1 of	the i	inter	rrupt	con	trol	regi	ste	er V1	)						is "1." After	skipping,	clears (0) to the EXF1
																		-		1 flag is "0," executes
																		the next in		
																				instruction is equiva-
																		lent to the	NOP instru	iction.



SNZAD (Sk	kip if Non Zero condition of A/D conversion completi	on flag)			
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 1 0 0 0 0 1 1 1 ₂ 2 8 7 ₁₆	1	1	_	V22 = 0: (ADF) = 1
Operation:	V22 = 0: (ADF) = 1 ?	Grouping:	A/D conve	rsion opera	ation
	After skipping, (ADF) $\leftarrow$ 0		: When V22	= 0 : Ski	os the next instruction
	V22 = 1: SNZAD = NOP		when A/D	conversio	n completion flag ADF
	(V22 : bit 2 of the interrupt control register V2)		is "1." Afte	r skipping	, clears (0) to the ADF
			flag. When	the ADF f	lag is "0," executes the
			next instru	ction.	
					instruction is equiva-
			lent to the	NOP instru	uction.
SNZIO (Ski	p if Non Zero condition of external 0 Interrupt input p	pin)	1	1	
Instruction code		Number of words	Number of cycles	Flag CY	Skip condition
ooue	0 0 0 0 1 1 1 0 1 0 2 0 3 A ₁₆	1	1	-	112 = 0 : (INT0) = "L"
Operation:	112 = 0 : (INT0) = "L" ?	Grouping:	Interrupt or		112 = 1 : (INT0) = "H"
Operation.	12 = 0 (INTO) = L ? 112 = 1 : (INTO) = "H"?	Description			s the next instruction
	(112 : bit 2 of the interrupt control register 11)				T0 pin is "L." Executes
			the next in	struction v	when the level of INT0
			pin is "H."		
					s the next instruction
					Γ0 pin is "H." Executes when the level of INT0
			pin is "L."	SILUCTION	
SNZI1 (Skir	p if Non Zero condition of external 1 Interrupt input	pin)			
Instruction	D9 D0	, Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 1 1 1 0 1 1 2 0 3 B 16	words	cycles		-
_	0 0 0 0 1 1 0 1 1 2 0 3 5 16	1	1	-	I22 = 0 : (INT1) = "L" I22 = 1 : (INT1) = "H"
Operation:	I22 = 0 : (INT1) = "L" ?	Grouping:	Interrupt of		
	I22 = 1 : (INT1) = "H" ?	Description			s the next instruction
	(I22 : bit 2 of the interrupt control register I2)				T1 pin is "L." Executes when the level of INT1
			pin is "H."	Struction	
			•	= 1 : Skip	s the next instruction
					Γ1 pin is "H." Executes
			the next in	struction v	when the level of INT1
	it New Zone condition of Device down floor)		pin is "L."		
· ·	b if Non Zero condition of Power down flag)	Number	Number of		Olvin sondition
Instruction code		Number of words	cycles	Flag CY	Skip condition
coue	0 0 0 0 0 0 0 0 1 1 2 0 0 3 16	1	1	-	(P) = 1
Oneretien		Crouning	Other oner	otion	
Operation:	(P) = 1 ?	Grouping: Description	Other oper Skips the r		ction when the P flag is
			"1".		and the second sec
				ping, the	P flag remains un-
			changed.		J. J
			Executes	the next in	nstruction when the P
			flag is "0."		



SNZSI (Ski	SNZSI (Skip if Non Zero condition of Serial I/o interrupt request flag)																					
Instruction	D9	D9 D0																Number of words	cycles         V23 = 0: (SIOF) =			Skip condition
code	1	0	1	0	0	0	1	(	)	0	0	2	2		8	8	16	1			-	V23 = 0: (SIOF) = 1
Operation:	V23 =	: 0·	(SIC	)F) =	: 1 7	<b>,</b>												Grouping:		Serial I/O c	peration	
operation	After		•	,			0												n:			ps the next instruction
	V23 =																					rupt request flag SIOF
	(V23	= bi	it 3 c	of inte	erru	pt co	onti	rol r	egi	ste	r V	/2)										, clears (0) to the SIOF
																				flag. When	the SIO	F flag is "0," executes
																				the next ins		
																						s instruction is equiva-
																				lent to the l	NOP instr	uction.
SNZT1 (Sk	kip if N	lon	Ze	ro c	on	ditic	on	of ⁻	Tin	ner	· 1	int	err	up	t re	q	ues	flag)				
Instruction	D9										E	<b>D</b> 0	_				_	Number of	1	Number of	Flag CY	Skip condition
code	1	0	1	0	0	0	0		0	0	(	0	2		8	0	16	words		cycles		
				I								2						1		1	-	V12 = 0: (T1F) = 1
Operation:	V12 =	= 0:	(T1	F) =	1?													Grouping:	1	Timer oper	ation	
	After	ski	ppin	g, (T	1F)	$\leftarrow 0$	)											Descriptio	n:	When V12	= 0 : Ski	ps the next instruction
	V12 =																					upt request flag T1F is
	(V12	= b	it 2 d	of int	erru	ipt c	ont	rolı	egi	ste	r٧	/1)										clears (0) to the T1F
																				-		flag is "0," executes the
																				next instru		
																				lent to the		s instruction is equiva-
SNZT2 (Sk	•	lon	Ze	ro c	on	ditic	on	of	Tim	ner			err	up	t re	q	ues					
Instruction	D9								_			D0	_				_	Number of words		Number of cycles	Flag CY	Skip condition
code	1	0	1	0	0	0	0		0	0		1	2		8	1	16	1		1	_	V13 = 0: (T2F) = 1
																				•		
Operation:	V13 =					_												Grouping:		Timer oper		
	After V13 =						)											Descriptio	n:			ps the next instruction upt request flag T2F is
	(V13 =						ont	roli	reni	iste	r V	/1)										clears (0) to the T2F
	(115	- 5		51 1110	one	ipt of	0111	1011	egi	010		, , ,										flag is "0," executes the
																				next instru		
																				When V13	= 1 : This	s instruction is equiva-
																				lent to the	NOP instr	uction.
SNZT3 (Sk	kip if N	lon	Ze	ro c	on	ditic	on	of	Tim	ner	· 3	3 int	err	up	t re	equ	ues	flag)				
Instruction	D9											Do						Number of	1	Number of	Flag CY	Skip condition
code	1	0	1	0	0	0	0	) (	0	1	(	0,	2		8	2	16	words		cycles		
																		1		1	-	V20 = 0: (T3F) = 1
Operation:	V20 =	= 0:	(T3	F) =	1?													Grouping:		Timer oper	ation	<u>.</u>
	After	ski	ppin	g, (T	3F)	$\leftarrow 0$	)											Descriptio	n:	When V20	= 0 : Ski	ps the next instruction
	V20 =																					upt request flag T3F is
	(V20	= b	it 0 d	of int	erru	ipt c	ont	rol ı	egi	ste	r٧	/2)										clears (0) to the T3F
																				-		flag is "0," executes the
																				next instrue		s instruction is equiva-
																				lent to the		
																		1				-



SNZT4 (Sk	ip if Non Zero condition of Timer 4 inerrupt request	flag)			
Instruction code	D9 D0 1 0 1 0 0 0 0 1 1 2 8 3 16	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	V21 = 0: (T4F) = 1
Operation: SRST (Sys	V21 = 0: (T4F) = 1 ? After skipping, (T4F) $\leftarrow$ 0 V21 = 1: SNZT4 = NOP (V21 = bit 1 of interrupt control register V2) tem ReSeT)	Grouping: Description	when time "1." After flag. When next instru	= 0 : Skip r 4 interru skipping, n the T4F f ction. = 1 : This	bes the next instruction pt request flag T4F is clears (0) to the T4F lag is "0," executes the s instruction is equiva- uction.
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 0 0 0 0 0 0 0 0 1 2 0 0 1 16	1	1	-	-
Operation:	System reset occurrence	Grouping:	Other oper	ation	
SST (Soria	1 :/a transmission/reception CTart)	Description	: System res	set occurs.	
Instruction	I i/o transmission/reception STart)	Number of	Number of	Flag CY	Skip condition
code	$ \begin{bmatrix} 3 & 3 & 3 & 3 \\ 1 & 0 & 1 & 0 & 0 & 1 & 1 & 1 & 1 & 0 \\ \end{bmatrix}_{2} \begin{bmatrix} 2 & 9 & E \\ 1 & 0 & 1 & 0 & 0 & 1 & 1 & 1 & 0 \end{bmatrix}_{16} $	words	cycles	-	
Operation:	$(SIOF) \leftarrow 0$	Grouping:	Serial I/O c		
	Serial I/O transmission/reception start				g and starts serial I/O.
SZB j (Skip	o if Zero, Bit)				
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 0 0 1 0 0 j j ₂ 0 2 j ₁₆	1	1	-	(Mj(DP)) = 0 j = 0  to  3
Operation:	(Mj(DP)) = 0 ? j = 0 to 3	Grouping: Description	tents of bit the immedi	next instr ; j (bit spec iate field) o he next ins	uction when the con- cified by the value j in of M(DP) is "0." truction when the con-



SZC (Skip	if Zero, Carry flag)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 1 0 1 1 1 1 2 0 2 F ₁₆	words 1	cycles 1		(CY) = 0
					(- ) -
Operation:	(CY) = 0 ?	Grouping:	Arithmetic		
		Description	•		uction when the con-
			tents of ca		
				ping, the	CY flag remains un-
			changed.		
					struction when the con-
			tents of the	e CY flag is	5 "1."
SZD (Skip	if Zero, port D specified by register Y)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 1 0 0 1 0 0 0 0 2 4	words	cycles		
		2	2	-	(D(Y)) = 0
	0 0 0 0 1 0 1 0 1 1 ₂ 0 2 B ₁₆				(Y) = 0 to 7
Operation:	(D(Y)) = 0 ?	Grouping:	Input/Outp	ut operatic	on
Operation.	(D(1)) = 0 (Y) = 0 to 7	Description			ction when a bit of por
					er Y is "0." Executes the
			next instru	ction when	the bit is "1."
T1AB (Tra	nsfer data to timer 1 and register R1 from Accumula	tor and red	iister B)		
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 1 1 0 0 0 0 2 3 0 16	words	cycles	-	
		1	1	-	-
Operation:	(T17 T14) / (P)	Grouping:	Timer oper		
Operation:	(T17–T14) ← (B) (R17–R14) ← (B)	Description			nts of register B to the
	$(T13-T10) \leftarrow (A)$	Description			imer 1 and timer 1 re-
	$(R13-R10) \leftarrow (A)$		-		insfers the contents of
			-		order 4 bits of timer 1
			and timer		
					5
T2AB (Tra	nsfer data to timer 2 and register R2 from Accumula	tor and reg	jister B)		
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 1 1 0 0 0 1 ₂ 2 3 1 ₁₆	words	cycles		
		1	1	-	-
Operation:	(T27−T24) ← (B)	Grouping:	Timer oper		
	$(R27-R24) \leftarrow (B)$	Description			nts of register B to the
	$(T23-T20) \leftarrow (A)$		high-order	4 bits of t	imer 2 and timer 2 re-
	$(R23-R20) \leftarrow (A)$		load regist	er R2. Tra	nsfers the contents of
			register A	to the low-	order 4 bits of timer 2
			and timer 2	2 reload re	gister R2.



T3AB (Trar	nsfer data to timer 3 and register R3 from Accumula	tor and reg	ister B)		
Instruction code		Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	-
Operation:	$(T37-T34) \leftarrow (B)$ (R37-R34) $\leftarrow (B)$ (T33-T30) $\leftarrow (A)$ (R33-R30) $\leftarrow (A)$	Grouping: Description	high-order load regist	the conter 4 bits of t er R3. Tra to the low-	its of register B to the imer 3 and timer 3 re- insfers the contents of order 4 bits of timer 3 gister R3.
T4AB (Trar	nsfer data to timer 4 and register R4L from Accumula	i ator and re	aister B)		
Instruction code		Number of words	Number of cycles	Flag CY	Skip condition
	1 0 0 0 1 1 0 0 1 1 ₂ 2 3 3 ₁₆	1	1	-	-
Operation:	(T47−T44) ← (B)	Grouping:	Timer oper	ation	
	$(R4L7-R4L4) \leftarrow (B)$ $(T43-T40) \leftarrow (A)$ $(R4L3-R4L0) \leftarrow (A)$	Description	high-order load regist	4 bits of t er R4L. Tra to the low-	its of register B to the imer 4 and timer 4 re- ansfers the contents of order 4 bits of timer 4 gister R4L.
T4HAB (Tr	ansfer data to register R4H from Accumulator and re	egister B)			
Instruction code	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number of words	Number of cycles	Flag CY	Skip condition
					_
Operation:	(R4H7–R4H4) ← (B)	Grouping:	Timer oper		its of register B to the
	(R4H3–R4H0) ← (A)	Description	high-order load registe register A t	4 bits of t er R4H. Tr to the low-	imer 4 and timer 4 re- ansfers the contents of order 4 bits of timer 4 gister R4H.
T4R4L (Tra	ansfer data to timer 4 from register R4L)				
Instruction code	D9 D0 1 0 1 0 0 1 0 1 1 1 2 2 9 7 16	Number of words	Number of cycles	Flag CY	Skip condition
	· · · · · · · · · · · · · · · · · · ·	1	1	-	_
Operation:	(T47–T44) ← (R4L7–R4L4) (T43–T40) ← (R4L3–R4L0)	Grouping: Description	Timer oper Transfers R4L to time	the conte	nts of reload register



TAB (Trans	sfer data to Accumulator from register B)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 0 1 1 1 1 0 2 0 1 E 16	words	cycles		
		1	1	-	_
Operation:	$(A) \leftarrow (B)$	Grouping:	Register to	register ti	ansfer
		Description	: Transfers	the conten	ts of register B to reg-
			ister A.		
TAB1 (Trai	nsfer data to Accumulator and register B from timer	1)			
Instruction		Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 0 1 1 1 0 0 0 0 0 0 1 ₂ 2 7 0 ₁₆	1	1	-	-
Operation:	(B) ← (T17–T14)	Grouping:	Timer oper	ation	
operation.	$(A) \leftarrow (T13-T10)$				der 4 bits (T17–T14) of
			timer 1 to	-	, , ,
			Transfers	the low-or	der 4 bits (T13-T10) of
			timer 1 to i	egister A.	
-	nsfer data to Accumulator and register B from timer		1	1	
Instruction		Number of words	Number of cycles	Flag CY	Skip condition
code	1     0     0     1     1     1     0     0     0     1     2     2     7     1       16	1	1	-	_
Operation:	(B) ← (T27–T24)	Grouping:	Timer oper	ation	
•	$(A) \leftarrow (T23-T20)$				der 4 bits (T27–T24) of
			timer 2 to i	egister B.	
					der 4 bits (T23-T20) of
			timer 2 to i	egister A.	
TAB3 (Trai	nsfer data to Accumulator and register B from timer	3)			
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	<u>1 0 0 1 1 1 0 0 1 0 2 2 7 2 16</u>	1	1	_	
Operation:	$(B) \leftarrow (T37 - T34)$	Grouping:	Timer oper		
	(A) ← (T33–T30)	Description		-	der 4 bits (T37–T34) of
			timer 3 to I	-	dar 1 bita (T2a, T2a) af
			timer 3 to i		der 4 bits (T33–T30) of
				cyistel A.	



TAB4 (Trar	sfer data to Accumulator and register B from timer	4)			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 1 1 1 0 0 1 1 2 7 3	words	cycles		
	<u> </u>	1	1	-	-
Operation:	(B) ← (T47–T44)	Grouping:	Timer oper	ation	
	$(A) \leftarrow (T43 - T40)$	Description			der 4 bits (T47–T44) of
			timer 4 to r	egister B.	
			Transfers t	the low-or	der 4 bits (T43-T40) of
			timer 4 to r	egister A.	
TABAD (Tr	ansfer data to Accumulator and register B from regi	ster AD)			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 1 1 1 1 0 0 1 2 7 9	words	cycles		
		1	1	-	-
Operation	In A/D conversion mode (Q13 = 0),	Grouping:	A/D conver	sion opera	ation
Operation:	(B) $\leftarrow$ (AD9-AD6)	Description			mode (Q13 = 0), trans-
	$(A) \leftarrow (AD5-AD2)$				4 bits (AD9-AD6) of
	In comparator mode (Q13 = 1),		register AD	to registe	r B, and the middle-or-
	$(B) \leftarrow (AD7\text{-}AD4)$				D2) of register AD to
	$(A) \leftarrow (AD_3 - AD_0)$		-		parator mode $(Q13 = 1)$ ,
	(Q13 : bit 3 of A/D control register Q1)				order 4 bits (AD7–AD4)
	ζ, ζ		-	-	ter B, and the low-order
	- for data to Accuracilates and a sister D from a sist	<u> </u>	4 DILS (AD3-	-AD0) 01 16	egister AD to register A.
	nsfer data to Accumulator and register B from regist	,			
Instruction		Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 0 0 1 0 1 0 1 0 <u>1</u> 0 <u>2</u> 0 <u>2</u> A	1	1	_	
		, I	•		
Operation:	(B) ← (E7–E4)	Grouping:	Register to	register ti	ansfer
	(A) ← (E3–E0)	Description	: Transfers	the high-c	order 4 bits (E7-E4) of
			-	-	B, and low-order 4 bits
			of register	E to regist	er A.
TABP p (T	ansfer data to Accumulator and register B from Pro	gram mem	ory in page	e p)	
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 1 0 p5 p4 p3 p2 p1 p0 2 0 8 p 16	words	cycles		
		1	3	-	-
Operation:	$(SP) \leftarrow (SP) + 1$	Grouping:	Arithmetic	operation	I <u> </u>
-	$(SK(SP)) \leftarrow (PC)$	Description			to register D, bits 7 to 4
	$(PCH) \leftarrow p$		to register	B and bit 7 to 0 are	s 3 to 0 to register A. the ROM pattern in ad-
	$(PCL) \leftarrow (DR2-DR0, A3-A0)$ $(DR2) \leftarrow 0$				A3 A2 A1 A0)2 specified
	$(DR_2) \leftarrow 0$ $(DR_1, DR_0) \leftarrow (ROM(PC))_{9, 8}$	Noto: n ic	by registers	A and D in	n page p.
	$(B) \leftarrow (ROM(PC))^{7-4}$		0 to 47 for N 519M8E8.	/1345191/10	6, and p is 0 to 63 for
	$(A) \leftarrow (ROM(PC))_{3-0}$	When	this instructi		cuted, be careful not to
	$(PC) \leftarrow (SK(SP))$	over t used.	ne stack bec	ause 1 sta	age of stack register is
	$(SP) \leftarrow (SP) - 1$	useu.			



$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	TABPS (Tra	ansfer data to Accumulator and register B from Pres	Scaler)			
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $					Flag CY	Skip condition
$(A) \leftarrow (TPS3-TPS0)$ $TABSI (Transfer data to Accumulator and register B from register SI)$ Instruction $D^{9} \qquad D0 \qquad Number of Number of Number of Number of Second Star Star Star Star Star Star Star Star$	_		1	1	-	_
TABSI (Transfer data to Accumulator and register B from register SI)         Instruction       Degetation: $1  ext{ 0  ext{ 0  ext{ 1  ext{ 1  ext{ 1  ext{ 0  ext{ 0  ext{ 0  ext{ 0  ext{ 1  ext{ 0  ex$	Operation:	$(B) \leftarrow (TPS7\text{-}TPS4)$	Grouping:	Timer oper	ation	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		(A) ← (TPS3–TPS0)	Description	TPS4) of transfers th	prescale ne low-ord	r to register B, and er 4 bits (TPS3-TPS0)
code $1$ $0$ $0$ $1$ $1$ $1$ $0$ $0$ $2$ $2$ $7$ $8$ $1$ $1$ $1$ $ -$ Operation:(B) $\leftarrow$ (SI3–SI0)(A) $\leftarrow$ (SI3–SI0)(A) $\leftarrow$ (SI3–SI0)Grouping:Serial I/O operationTAD (Transfer data to Accumulator from register D)InstructionD9D0code $0$ $0$ $1$ $0$ $0$ $1$ $0$ $0$ $1$ $0$ $0$ $1$ $0$ $0$ $1$ $0$ $0$ $1$ $0$ $0$ $1$ $0$ $0$ $1$ $0$ $0$ $1$ $0$ $0$ $1$ $0$ $0$ $1$ $0$ $0$ $1$ $0$ $0$ $1$ $0$ $0$ $0$ $0$ $1$ $0$ $0$ $1$ $0$ $0$ $1$ $1$ $0$ $0$ $0$ $1$ $0$ $0$ $0$ $1$ $0$ $0$ $1$ $0$ $0$ $1$ $0$ $0$ $1$ $0$ $0$ $1$ $0$ $0$ $1$ $0$ $0$ $1$ $1$ $0$ $0$ $0$ $0$ $0$ $0$ $0$ $0$ $0$ $0$ $0$ $0$ $0$ $0$ $0$ $0$ $0$ $0$ $0$ $0$ $0$ $0$ $0$ $0$ $0$ $0$ $0$ $0$ $0$ $0$ $0$ $0$ $0$ $0$ $0$ $0$ $0$ $0$ $0$ $0$ $0$ $0$ $0$ $0$ $0$ $0$ $0$ $0$ <th>TABSI (Tra</th> <th>nsfer data to Accumulator and register B from regis</th> <th>ter SI)</th> <th></th> <th></th> <th></th>	TABSI (Tra	nsfer data to Accumulator and register B from regis	ter SI)			
$\begin{array}{c c c c c c c c c c c c c c c c c c c $					Flag CY	Skip condition
$(A) \leftarrow (SI_3 - SI_0)$			1	1	-	-
serial I/O register SI to register B, and transfers the low-order 4 bits (SI3–SI0) of serial I/O register SI to register A.TAD (Transfer data to Accumulator from register D)Instruction codeD9 0D0 01001205111Operation: (A3) $\leftarrow 0$ (A2–A0) $\leftarrow$ (DR2–DR0) (A3) $\leftarrow 0$ Grouping: DRegister to register transfer Description: 	Operation:				operation	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	_	(A) ← (SI3–SI0)	Description	serial I/O transfers t	register he low-or	SI to register B, and der 4 bits (SI3–SI0) of
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	TAD (Trans	sfer data to Accumulator from register D)				
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Instruction	D9 D0			Flag CY	Skip condition
$(A_3) \leftarrow 0$ $(A_3) \leftarrow 0$ $Description: Transfers the contents of register D to the low-order 3 bits (A_2-A_0) of register A. Note: When this instruction is executed, "0" is stored to the bit 3 (A_3) of register A. Note: When this instruction is executed, "0" is stored to the bit 3 (A_3) of register A. Note: When this instruction is executed, "0" is stored to the bit 3 (A_3) of register A. Note: When this instruction is executed, "0" is stored to the bit 3 (A_3) of register A. Note: When this instruction is executed, "0" is stored to the bit 3 (A_3) of register A. Note: Number of the bit 3 (A_3) of register A. Note: Number of the bit 3 (A_3) of register A. Note: Number of the bit 3 (A_3) of register A. Note: Number of the bit 3 (A_3) of register A. Note: Number of the bit 3 (A_3) of register A. Note: Number of the bit 3 (A_3) of register A. Note: Number of the bit 3 (A_3) of register A. Note: Number of the bit 3 (A_3) of register A. Note: Number of the bit 3 (A_3) of register A. Note: Number of the bit 3 (A_3) of register A. Note: Number of the bit 3 (A_3) of register A. Note: Number of the bit 3 (A_3) of register A. Note: Number of the bit 3 (A_3) of register A. Note: Number of the bit 3 (A_3) of register A. Note: Number of the bit 3 (A_3) of register A. Note: Number of the bit 3 (A_3) of register A. Note: Number of the bit 3 (A_3) of register A. Note: Number of the bit 3 (A_3) of register A. Note: Number of the bit 3 (A_3) of register A. Note: Number of the bit 3 (A_3) $	code	0 0 0 1 0 1 0 0 0 1 2 0 5 1 16			_	_
$(A_3) \leftarrow 0$ $(A_3) \leftarrow 0$ $Description: Transfers the contents of register D to the low-order 3 bits (A_2-A_0) of register A. Note: When this instruction is executed, "0" is stored to the bit 3 (A_3) of register A. Note: When this instruction is executed, "0" is stored to the bit 3 (A_3) of register A. Note: When this instruction is executed, "0" is stored to the bit 3 (A_3) of register A. Note: When this instruction is executed, "0" is stored to the bit 3 (A_3) of register A. Note: When this instruction is executed, "0" is stored to the bit 3 (A_3) of register A. Note: Number of the bit 3 (A_3) of register A. Note: Number of the bit 3 (A_3) of register A. Note: Number of the bit 3 (A_3) of register A. Note: Number of the bit 3 (A_3) of register A. Note: Number of the bit 3 (A_3) of register A. Note: Number of the bit 3 (A_3) of register A. Note: Number of the bit 3 (A_3) of register A. Note: Number of the bit 3 (A_3) of register A. Note: Number of the bit 3 (A_3) of register A. Note: Number of the bit 3 (A_3) of register A. Note: Number of the bit 3 (A_3) of register A. Note: Number of the bit 3 (A_3) of register A. Note: Number of the bit 3 (A_3) of register A. Note: Number of the bit 3 (A_3) of register A. Note: Number of the bit 3 (A_3) of register A. Note: Number of the bit 3 (A_3) of register A. Note: Number of the bit 3 (A_3) of register A. Note: Number of the bit 3 (A_3) of register A. Note: Number of the bit 3 (A_3) of register A. Note: Number of the bit 3 (A_3) $	Operation:	$(\Delta_2, \Delta_0) \neq (DB_2, DB_0)$	Grouping	Pogiator ta	rogistor t	conctor
$\begin{array}{c} \text{Iow-order 3 bits (A2-A0) of register A.} \\ \text{Note:} & \text{When this instruction is executed, "0" is stored to the bit 3 (A3) of register A.} \\ \hline \textbf{Mote:} & \text{When this instruction is executed, "0" is stored to the bit 3 (A3) of register A.} \\ \hline \textbf{TADAB (Transfer data to register AD from Accumulator from register B)} \\ \hline \textbf{Instruction} & \underline{D9} & \underline{D0} & D0$	Operation.					
$\begin{array}{c} \mbox{stored to the bit 3 (A3) of register A.} \\ \hline \mbox{TADAB (Transfer data to register AD from Accumulator from register B)} \\ \hline \mbox{Instruction} & \begin{tabular}{c} D_9 & & & D_0 & & \\ \hline \mbox{I $0$ 0 $0$ 1 $1$ 1 $1$ 0 $0$ 1 $1$ $2$ $3$ $9$ $16$ \\ \hline \end{tabular} \\ \hline $						•
$\begin{array}{c} \hline \textbf{TADAB} \text{ (Transfer data to register AD from Accumulator from register B)} \\ \hline \textbf{Instruction} \\ \hline \textbf{code} \\ \hline \hline 1 \\ 0 \\ 0 \\ \hline 1 \\ 0 \\ 0 \\ 0 \\ \hline 1 \\ 0 \\ 0 \\ \hline 1 \\ 0 \\ \hline 1 \\ 0 \\ \hline 1 \\$			Note:			
$\begin{array}{c c c c c c c c c c c c c c c c c c c $				stored to th	ne dit 3 (A:	3) of register A.
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	TADAB (Tr	ansfer data to register AD from Accumulator from re	egister B)			
Operation: $(AD7-AD4) \leftarrow (B)$ Grouping:       A/D conversion operation         (AD2 - AD2) \leftarrow (A)       (A)       (A)       (A)					Flag CY	Skip condition
<b>Operation:</b> $(AD_7 - AD_4) \leftarrow (B)$ (AD ₂ - AD ₂ ) $\leftarrow (A)$ <b>Description:</b> In the A/D conversion mode (Q13 = 0), this in-		· · · · · · · · · · · · · · · · · · ·		1	-	-
	Operation:	$(AD7-AD4) \leftarrow (B)$				
	•	$(AD_3-AD_0) \leftarrow (A)$	Description			
In the comparator mode (Q13 = 1), trans-				In the com	parator m	ode (Q13 = 1), trans-
fers the contents of register B to the high-order 4 bits (AD7-AD4) of comparator						
register, and the contents of register A to				0		, ,
the low-order 4 bits (AD3-AD0) of compara-				the low-ord	ler 4 bits (	5
tor register. (Q13 = bit 3 of A/D control register Q1)				0		ontrol register Q1)



TAI1 (Trans	sfer data to Accumulator from register I1)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 1 0 1 0 0 1 1 ₂ 2 5 3 ₁₆	words	cycles		
		1	1	-	-
Operation:	$(A) \leftarrow (I1)$	Grouping:	Interrupt or	peration	
		Description			ts of interrupt control
			register I1	to register	Α.
	sfer data to Accumulator from register I2)				
Instruction		Number of words	Number of cycles	Flag CY	Skip condition
code	1       0       0       1       0       1       0       0       2       2       5       4       16	1	1	_	_
Operation:	$(A) \leftarrow (I2)$	Grouping:	Interrupt or		
		Description	register I2		ts of interrupt control
			rogiotor iz	to register	
TA 11 (Tran	sfer data to Accumulator from register J1)				
Instruction		Number of	Number of	Flag CY	Skip condition
code		words	cycles	1.0.9 0 1	
	16	1	1	-	-
Operation:	$(A) \leftarrow (J1)$	Grouping:	Serial I/O o		
					ts of serial I/O control
			register J1	to register	Α.
TAK0 (Trar	nsfer data to Accumulator from register K0)				
Instruction		Number of words	Number of cycles	Flag CY	Skip condition
code	1     0     0     1     0     1     1     0     2     5     6	1	1	_	_
		'			
Operation:	(A) ← (K0)	Grouping:	Input/Outp		
		Description			nts of key-on wakeup
			control reg	ISTEL KU TO	register A.



TAK1 (Trai	nsfei	r dat	ta to	Acc	um	nula	ator	fro	)m	re	gist	ter	'K1	)						
Instruction	D9										D0						Number of	Number of	Flag CY	Skip condition
code	1	0	0	1	0	1	1	0	0	)	1	2	2	5	9	16	words	cycles 1	_	
																	1			
Operation:	(A)	← (ł	<b>&lt;</b> 1)														Grouping:	Input/Outp	•	
																	Description			nts of key-on wakeup register A.
																		control rog		Toglotor / t
TAK2 (Tra	nsfei	r dat	ta to		um	ามไร	ator	fro	m	re	nist	ter	· K2	2)						
Instruction	D9			/////						10	D0		1.72	.,			Number of	Number of	Flag CY	Skip condition
code	1	0	0	1	0	1	1	0	1		0		2	5	A	]	words	cycles	, and the second second	
		<b>_</b>	<b>_</b>		•		<u> </u>		·		•	2			1	16	1	1	-	-
Operation:	(A)	← (ł	<2)														Grouping:	Input/Outp	ut operatio	n
																	Description			nts of key-on wakeup
																		control reg	ister K2 to	register A.
TALA (Trai	nsfei	' dat	ta to	Acc	um	nula	ator	fro	) m	re	gist	ter	LA	)						
Instruction	D9	1					T				D0	1				1	Number of	Number of	Flag CY	Skip condition
code	1	0	0	1	0	0	1	0	0		1	2	2	4	9	16	words	cycles 1	_	
																	1			
Operation:				AD1, A	D0)	)											Grouping:	A/D conve		
	(A1	, Ao)	← 0														Description			ler 2 bits (AD1, AD0) of
																		of register AL		h-order 2 bits (A3, A2)
																	Note:	0		n is executed, "0" is
																				der 2 bits (A1, A0) of
																		register A.		
TAM j (Tra			ta to	o Acc	un	nula	ator	fro	<u>m</u> ر			or	y)				I			
Instruction code	D9	1			_		1.		<b>.</b>	1	D0	1			1.	1	Number of words	Number of cycles	Flag CY	Skip condition
coue	1	0	1	1	0	0	j	J	]]		j	2	2	С	j	16	1	1	-	_
																			<u> </u>	
Operation:		() → ← ()		')) OR(j)													Grouping: Description	RAM to reg		e contents of M(DP) to
		← (⁄ ) to 1		U)													Bescription		-	sive OR operation is
																		performed	between r	egister X and the value
																		•		eld, and stores the re-
																		sult in regi	ster X.	
																	1			



TAMR (Tran	nsfer o	data	to	Accu	Imu	lator	r fro	n ma	egis	ter N	ЛR)	)					
Instruction	D9						-		Do					Number of	Number of	Flag CY	Skip condition
code	1 (	0 C	1	1 0	1	0	0	1	0	2	5	5 2	2 16	words	cycles		
							<u> </u>			2 🗀			110	1	1	-	-
Operation:	(A) ←	(MR	.)											Grouping:	Clock oper	ation	
•	( )		,											Description			s of clock control reg-
															ister MR to	register A	
TAPU0 (Tra	ansfer	data	a tc	Acc	um	ulato	or fr	om	regi	ster	PU	0)					
Instruction	D9								D0			,		Number of	Number of	Flag CY	Skip condition
code	1 (	0 0	) 1	1 0	1	0	1	1	1	2	5	5	7 16	words	cycles		
							<u> </u>			2			116	1	1	-	_
Operation:	(A) ←	· (PU	0)											Grouping:	Input/Outp	ut operatio	n
															: Transfers	the conte	nts of pull-up control
															register PL	J0 to regist	er A.
TAPU1 (Tra	ansfer	data	a to	Acc	um	ulato	or fr	om	regi	ster	PU	1)		•			
Instruction	D9								D0	_				Number of	Number of	Flag CY	Skip condition
code	1	0 0	)   1	1 0	1	1	1	1	0	2 2	5	5	E 16	words	cycles		
														1	1	-	-
Operation:	(A) ←	· (PU	1)											Grouping:	Input/Outp	ut operatio	n
														Description			nts of pull-up control
															register PL	J1 to regist	er A.
TAQ1 (Tran	nsfer c	lata	to /	Accu	mul	ator	fro	m r	egist	er C	<b>)</b> 1)						
Instruction	D9								D0					Number of	Number of	Flag CY	Skip condition
code	1 (	0 0	)   1	1 0	0	0	1	0	0	2 2	4	1	4 16	words	cycles		
														1	1	-	-
Operation:	(A) ←	(Q1)	)											Grouping:	A/D conve	rsion opera	ition
														Description	: Transfers t	he conten	s of A/D control regis-
														1	tor O1 to r		
																egister A.	
																egister A.	
																egister A.	
																egister A.	



TAQ2 (Trar	nsfer data to Accumulator from register Q2)				
Instruction code		Number of words	Number of cycles	Flag CY	Skip condition
coue	1 0 0 1 0 0 0 1 0 1 0 1 ₂ 2 4 5 ₁₆	1	1	-	_
Operation:	(A) ← (Q2)	Grouping: Description	A/D conver Transfers t ter Q2 to re	he conten	ation ts of A/D control regis-
TAQ3 (Trar	nsfer data to Accumulator from register Q3)				
Instruction code	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	-
Operation:	(A) ← (Q3)	Grouping: Description	A/D conver Transfers t ter Q3 to re	he conten	ation ts of A/D control regis-
TASP (Trar	nsfer data to Accumulator from Stack Pointer)				
Instruction code	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	_
Operation:	(A2−A0) ← (SP2−SP0) (A3) ← 0	Grouping: Description Note:	to the low- After this	he content order 3 bits instructio	ransfer ts of stack pointer (SP) s (A2–A0) of register A. n is executed, "0" is a) of register A.
TAV1 (Tran	sfer data to Accumulator from register V1)				
Instruction code	D9 D0 0 0 0 1 0 1 0 1 0 0 0 5 4	Number of words	Number of cycles	Flag CY	Skip condition
coue	0 0 0 1 0 1 0 1 0 2 0 5 4	1	1	-	_
Operation:	(A) ← (V1)	Grouping: Description	Interrupt og Transfers register V1	the conter	nts of interrupt control r A.



TAV2 (Trans	sfer d	ata to	o Accu	mula	ator i		egiste	r vz	)					
Instruction	D9						D0				Number of	Number of	Flag CY	Skip condition
code	0 0	0 0	1 0	1	0	1 0	1	0	5	5 16	words	cycles		
							2			<u> </u>	1	1	-	_
Operation:	(A) ←	(V2)									Grouping:	Interrupt o	peration	
											Description	: Transfers	the conter	ts of interrupt control
												register V2	to register	·A.
TAW1 (Tran	isfer c	ata t	o Acci	ımul	ator	from r	egiste	er W	1)		1	1	, ,	
Instruction	D9						D0				Number of	Number of	Flag CY	Skip condition
code	1 0	0 0	1 0	0	1	0 1	1	2	4	В ₁₆	words	cycles		
											1	1	-	-
Operation:	(A) ←	(W1)									Grouping:	Timer oper	ation	
														ts of timer control reg-
												ister W1 to	register A	
TAW2 (Tran	isfer c	ata t	о Ассі	ımul	ator	from r	egiste	er W	2)					
Instruction	D9						D0				Number of	Number of	Flag CY	Skip condition
code	1 0	0 0	1 0	0	1	1 0	0	2	4	C 16	words	cycles		
										10	1	1	-	-
Operation:	(A) ←	(W2)									Grouping:	Timer oper	ation	
opolation	(,,,) 、	()												ts of timer control reg-
												ister W2 to		-
													-	
TAW3 (Tran	isfer c	ata t	о Ассі	ımul	ator	from r	egiste	er W	3)					
Instruction	D9						D0				Number of	Number of	Flag CY	Skip condition
instruction		0 0	1 0	0	1	1 0	1	2	4	D 16	words	cycles		
code	1 0	1 -			-		2			110	1	1	-	-
	1 (													
code											<b>O</b> morra in ma			
	(A) ←										Grouping:	Timer oper		s of timer control reg-
code			· · ·									: Transfers t	the content	ts of timer control reg-
code													the content	_
code												: Transfers t	the content	_
code												: Transfers t	the content	_
code												: Transfers t	the content	_



TAW4 (Tra	nsfer data to Accumulator from register W4)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 1 0 0 1 1 0 ₂ 2 4 E ₁₆	words	cycles		
		1	1	-	-
Operation:	$(A) \leftarrow (W4)$	Grouping:	Timer oper	ration	
operation					ts of timer control reg-
			ister W4 to		
TAW5 (Tran	nsfer data to Accumulator from register W5)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code		words	cycles	1.0.9 0 1	
		1	1	-	-
Operation:	$(A) \leftarrow (W5)$	Grouping:	Timer oper		ts of timer control reg-
		Description	ister W5 to		
				0	
	actor data to Accumulator from register MG				
Instruction	nsfer data to Accumulator from register W6)	Number of	Number of	Flag CY	Skip condition
code		words	cycles	Flag CT	Skip condition
	<u>1 0 0 1 0 1 0 0 0 0 0 1 2 5 0 16</u>	1	1	_	_
Operation:	$(A) \leftarrow (W6)$	Grouping:	Timer oper		ts of timer control reg-
		Description	ister W6 to		
				0	
TAX (Trans	fer data to Accumulator from register X)				
Instruction		Number of	Number of	Flag CY	Skip condition
code		words	cycles	r lag o r	Onp conductor
		1	1	-	-
		Crouning	De gioter te		ionofor
Operation:	$(A) \leftarrow (X)$	Grouping: Description	Register to		ts of register X to reg-
			ister A.		



TAY (Trans	fer o	lata	to A	Accu	mu	lato	or fro	om	reg	gis	ter	Y)							
Instruction	D9									D	<b>)</b> 0					Number of	Number of	Flag CY	Skip condition
code	0	0	0	0	0	1	1	1	1	1	1	0	1	F	=	words	cycles		
		0	0	0	•			•	<b>'</b>		2	Ľ	'	1.	16	1	1	-	_
Operation:	(A)	← (Y	')													Grouping:	Register to	register tr	ansfer
	. ,		,														•	-	s of register Y to regis-
																	ter A.		
TAZ (Trans	fer	lata	to /	٩ccu	mu	late	or fr	om	ree	ais	ter	Z)				1			
Instruction code	D9									C	00	_				Number of words	Number of cycles	Flag CY	Skip condition
oode	0	0	0	1	0	1	0	0	1	1	2	0	5		316	1	1	-	-
Operation:	(A1	A0)	← (Z	21, Z0)	)											Grouping:	Register to	reaister tr	ansfer
•		, A2)		, -,													-	-	nts of register Z to the
																-	low-order 2	2 bits (A1, /	Ao) of register A.
																Note:			n is executed, "0" is
																	stored to register A.	the high-o	rder 2 bits (A3, A2) of
																	-		
TBA (Trans	sfor	data	to	renis	tor	R	rom	hΔ	CC11	imi	ilat	or)							
Instruction	D9	uala	10	legia			1011		ccu		)0	01)				Number of	Number of	Flag CY	Skip condition
code	0	0	0	0	0	0	1	1	1					,   r	- 1	words	cycles	i lag O i	
	0	0	0	0	0	0	1	-			2	0	C		16	1	1	-	-
Operation:	(B)	← (A	٨)													Grouping:	Register to	register tr	ansfer
	. ,	,	,																ts of register A to regis-
																	ter B.		
TDA (Trans	sfer	data	to	reais	ster	D	from	пA	ccu	Imi	ulat	or)				1			
Instruction	D9			- 3.4		-					00	/				Number of	Number of	Flag CY	Skip condition
code	0	0	0	0	1	0	1	0	0	1	1	0	2	2 9	9	words	cycles		
											2				16	1	1	-	-
Operation:	(DF	R2-D	R0) 4	— (A2	-A0	)										Grouping:	Register to	o register tr	ansfer
																Descriptior			nts of the low-order 3 er A to register D.



insfer data to register E from Accumulator and regist	ter B)			
D9 D0 0 0 1 1 0 1 0 1 A	Number of words	Number of cycles	Flag CY	Skip condition
	1	1	-	-
(E7–E4) ← (B) (E3–E0) ← (A)	Grouping: Descriptior	nts of register B to the –E4) of register E, and ter A to the low-order 4		
ansfer data to register FR0 from Accumulator)				
	Number of words	Number of cycles	Flag CY	Skip condition
	1	1	-	-
(FR0) ← (A)	Grouping: Description	: Transfers	the conter	nts of register A to the
ansfer data to register FR1 from Accumulator)				
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number of words	Number of cycles	Flag CY	Skip condition
(FR1) ← (A)	Grouping: Description	: Transfers	the conter	nts of register A to the
ansfer data to register FR2 from Accumulator)				
	Number of words	Number of cvcles	Flag CY	Skip condition
	1	1	-	_
(FR2) ← (A)	Grouping: Description	: Transfers	the conter	its of register A to the
	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $



TFR3A (Tr	ansfer data to register FR3 from Accumulator)				
Instruction		Number of words	Number of	Flag CY	Skip condition
code	1 0 0 0 1 0 1 0 1 1 ₂ 2 2 B ₁₆	1	cycles 1	_	
Operation:	$(FR3) \leftarrow (A)$	Grouping:	Input/Outp		
		Description			nts of register A to the control register FR3.
				Siluciule	control register i 13.
TI1A (Tran	sfer data to register I1 from Accumulator)				
Instruction		Number of	Number of	Flag CY	Skip condition
code		words	cycles		
	16	1	1	-	-
Operation:	(I1) ← (A)	Grouping:	Interrupt o	peration	
		Description			ts of register A to inter-
			rupt contro	l register I	1.
	sfer data to register I2 from Accumulator)	1			
Instruction code		Number of words	Number of cycles	Flag CY	Skip condition
coue	<u>1 0 0 0 0 1 1 0 0 0 2</u> <u>2 1 8</u> 16	1	1	_	_
Operation:	(l2) ← (A)	Grouping: Description	Interrupt of Transfers t		ts of register A to inter-
		Decemption	rupt contro		-
TJ1A (Tran	nsfer data to register J1 from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	<u>1 0 0 0 0 0 0 1 0 2 2 0 2 16</u>	words 1	cycles 1	_	_
		·	1		
Operation:	$(J1) \leftarrow (A)$	Grouping:	Serial I/O o		
		Description	<ul> <li>Transfers t</li> <li>I/O control</li> </ul>		ts of register A to serial
				register J	



TK0A (Trar	nsfer data to register K0 from Accumulator)					
Instruction code	D9 D0 1 0 0 0 0 1 1 0 1 1 2 1 B 16	Number of words	Number of cycles	Flag CY	Skip condition	
		1	1	-	-	
Operation:	$(K0) \leftarrow (A)$	Grouping:	Input/Outp	ut operatio	n	
		Description	i: Transfers on wakeup		ts of register A to key- gister K0.	
TK1A (Trar	nsfer data to register K1 from Accumulator)					
Instruction code		Number of words	Number of cycles	Flag CY	Skip condition	
		1	1	-	-	
Operation:	$(K1) \leftarrow (A)$	Grouping:	Input/Outp			
		Description	: Transfers on wakeup		ts of register A to key- gister K1.	
TK2A (Trar	nsfer data to register K2 from Accumulator)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code	1     0     0     0     1     0     1     0     1       2     2     1     5	words 1	cycles 1	-		
Operation:	(K2) ← (A)	Grouping:	Input/Outp			
		Description	on wakeup		ts of register A to key- gister K2.	
TMA j (Tra	nsfer data to Memory from Accumulator)					
Instruction code	D9 D0 1 0 1 0 1 1 j j j j 2 B j 16	Number of words	Number of cycles	Flag CY	Skip condition	
		1	1	-	_	
Operation:	$(M(DP)) \leftarrow (A)$ $(X) \leftarrow (X)EXOR(j)$ j = 0  to  15					



TMRA (Tra	nsfer data to register MR from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 0 1 0 1 1 0 ₂ 2 1 6 ₁₆	words	cycles		
		1	1	-	-
Operation:	$(MR) \leftarrow (A)$	Grouping:	Other oper	ation	
			: Transfers	the conten	ts of register A to clock
			control reg	ister MR.	
TPAA (Tran	nsfer data to register PA from Accumulator)	1			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 1 0 1 0 1 0 1 0 1 0 <u>1</u> 0 <u>0</u> 0 0 0 0	words	cycles		
		1	1	-	-
Operation:	$(PA_0) \leftarrow (A_0)$	Grouping:	Timer oper	ation	
•		Description	: Transfers t	he content	s of lowermost bit (A0)
			register A t	o timer coi	ntrol register PA.
TPSAB (Tr	ansfer data to Pre-Scaler from Accumulator and reg	ister B)			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 1 1 0 1 0 1 ₂ 2 3 5 ₁₆	words	cycles		
		1	1	-	_
Operation:	$(RPS7-RPS4) \leftarrow (B)$	Grouping:	Timer oper		
	$(TPS7-TPS4) \leftarrow (B)$ $(RPS3-RPS0) \leftarrow (A)$	Description			ts of register B to the rescaler and prescaler
	$(TPS_3-TPS_0) \leftarrow (A)$		reload regi	ster RPS,	and transfers the con-
					the low-order 4 bits of caler reload register
			RPS.		
	ansfer data to register PU0 from Accumulator)				
Instruction		Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 0 0 1 0 1 1 0 1 ₂ 2 2 D ₁₆	1	1	_	
Operation:	$(PU0) \leftarrow (A)$	Grouping:	Input/Outp		
		Description			ts of register A to pull-
			up control	register Pl	JU.



TPU1A (Tra	ansfer data to register PU1 from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code		words	cycles		
	1 0 0 0 1 0 1 1 0 2 2 2 L 16	1	1	-	-
Operation:	$(PU1) \leftarrow (A)$	Grouping:	Input/Outp	ut operatio	n
-		Description			ts of register A to pull-
			up control	register PL	J1.
TQ1A (Trar	nsfer data to register Q1 from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 0 0 0 1 0 0 ₂ 2 0 4 ₁₆	words	cycles		
		1	1	-	-
Operation:	$(Q1) \leftarrow (A)$	Crouning			tion
Operation.	$(Q1) \leftarrow (R)$	Grouping: Description	A/D conve		ts of register A to A/D
		Description	control reg		
TQ2A (Trar	nsfer data to register Q2 from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code		words	cycles		
		1	1	-	-
Oneretien		Crouning			tion
Operation:	$(Q2) \leftarrow (A)$	Grouping: Description	A/D conve		ts of register A to A/D
		Description	control reg		
TQ3A (Trar	nsfer data to register Q3 from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 0 0 0 1 1 0 ₂ 2 0 6 ₁₆	words	cycles		
		1	1	-	-
		0	1 A /D	<u> </u>	C
Operation:	$(Q3) \leftarrow (A)$	Grouping:	A/D conver		tion ts of register A to A/D
		Description	control reg		is of register A to A/D
			sonitorieg		



TR1AB (Tr	ansfer data to register R1 from Accumulator and reg	gister B)			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 1 1 1 1 1 1 ₂ 2 3 F ₁₆	words	cycles 1		
		I	1	_	-
Operation:	$(R17-R14) \leftarrow (B)$	Grouping:	Timer oper	ation	
	$(R13-R10) \leftarrow (A)$	Description			ts of register B to the
			-		7-R14) of reload regis-
					ents of register A to the
			ter R1.		-R10) of reload regis-
TR3AB (Tr	ansfer data to register R3 from Accumulator and rec	gister B)			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 1 1 1 0 1 1 ₂ 2 3 B ₁₆	words	cycles	_	
			1	_	-
Operation:	(R37−R34) ← (B)	Grouping:	Timer oper	ation	
	$(R33-R30) \leftarrow (A)$	Description			ts of register B to the
			-		7-R34) of reload regis-
					ents of register A to the –R30) of reload regis-
			ter R3.		
TRGA (Tra	nsfer data to register RG from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 0 1 0 0 1 ₂ 2 0 9 ₁₆	words	cycles		
		1	1	-	-
Operation:	$(RG_0) \leftarrow (A_0)$	Grouping:	Clock cont	rol operation	on
		Description		he content	s of register A to regis-
			ter RG.		
TSIAB (Tra	ansfer data to register SI from Accumulator and register	ster B)			
Instruction		Number of	Number of	Flag CY	Skip condition
code	1     0     0     1     1     1     0     0     0     2     2     3     8     16	words	cycles		
		1	1	-	-
Operation:	$(SI7-SI4) \leftarrow (B)$	Grouping:	Serial I/O c	peration	
	$(SI3–SI0) \leftarrow (A)$	Description			ts of register B to the
			-		-SI4) of serial I/O reg-
					fers the contents of
			serial I/O re		order 4 bits (SI3–SI0) of



TV1A (Trar	nsfer data to register V1 from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 1 1 1 1 1 1 0 0 3 F 16	words	cycles		
	0 0 0 0 1 1 1 1 1 1 2 0 3 1 16	1	1	-	-
Operation:	$(V1) \leftarrow (A)$	Grouping:	Interrupt o	peration	
		Description	: Transfers	the content	ts of register A to inter-
			rupt contro	ol register \	/1.
	nsfer data to register V2 from Accumulator)			,	
Instruction		Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 0 0 1 1 1 1 1 0 ₂ 0 3 E ₁₆		-		
		1	1	-	-
Operation:	$(V2) \leftarrow (A)$	Grouping:	Interrupt o	peration	
		Description			ts of register A to inter-
			rupt contro	l register V	/2.
	nsfer data to register W1 from Accumulator)		Nhumber of		
Instruction		Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 0 0 0 0 1 1 1 0 ₂ 2 0 E ₁₆	1	1	_	
Operation:	$(W1) \leftarrow (A)$	Grouping:	Timer oper	ation	
		Description			ts of register A to timer
			control reg	ister W1.	
	nsfer data to register W2 from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code		words	cycles	i lug C i	Chip condition
		1	1	-	_
Operation:	$(W2) \leftarrow (A)$	Grouping:	Timer oper		
		Description			ts of register A to timer
			control reg	ister W2.	



TW3A (Tra	nsfer data to register W3 from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 0 1 0 0 0 0 ₂ 2 1 0 ₁₆	words	cycles		
		1	1	-	-
Operation:	$(W3) \leftarrow (A)$	Grouping:	Timer ope	ration	
operation.	(W3) ~ (n)	Description			ts of register A to timer
			control reg		
TW4A (Tra	nsfer data to register W4 from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code		words	cycles		
		1	1	-	-
Operation:		Onerminer	Time a marca		
Operation:	$(W4) \leftarrow (A)$	Grouping: Descriptior	Timer ope		ts of register A to timer
			control reg		
	nsfer data to register W5 from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code		words	cycles	1.0.9 0 1	onp conduction
		1	1	-	-
Operation:		Crouning	Timor on or	l	
Operation.	$(W5) \leftarrow (A)$	Grouping: Description	Timer oper Transfers t		ts of register A to timer
			control reg		
TW6A (Trai	nsfer data to register W6 from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code		words	cycles	- 5 -	
		1	1	-	-
Operation:	$(W6) \leftarrow (A)$	Grouping:	Timer oper	ation	
					ts of register A to timer
			control reg		
			-		



TYA (Trans	sfer data to register Y from Accumulator)						
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition		
code	0 0 0 0 0 0 0 1 1 0 0 ₂ 0 0 C ₁₆	1	1	_	_		
Operation:	$(Y) \leftarrow (A)$	Grouping:	Register to	register ti	ransfer		
oporationi					ts of register A to regis-		
			ter Y.				
WRST (Wa	atchdog timer ReSeT)						
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition		
code	1 0 1 0 1 0 0 0 0 0 0 ₂ 2 A 0 ₁₆	words	cycles				
		1	1	-	(WDF1) = 1		
Operation:	(WDF1) = 1 ?	Grouping:	Other oper	ation			
	After skipping, (WDF1) $\leftarrow$ 0	Description			uction when watchdog		
			-		." After skipping, clears		
				-	. When the WDF1 flag next instruction. Also,		
					imer function when ex-		
					nstruction immediately		
			after the D	WDT instr	uction.		
XAM j (eXo	change Accumulator and Memory data)						
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition		
code	1 0 1 1 0 1 j j j j ₂ 2 D j ₁₆	words	cycles				
		1	1	-	-		
Operation:	$(A) \leftarrow \rightarrow (M(DP))$	Grouping:	RAM to reg	gister trans	sfer		
	$(X) \gets (X)EXOR(j)$	Description			ne contents of M(DP)		
	j = 0 to 15				egister A, an exclusive		
					ormed between regis- in the immediate field,		
				-	in register X.		
					-		
XAMD j (e)	Xchange Accumulator and Memory data and Decrer	ment registe	er Y and sk	ip)			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition		
code	1 0 1 1 1 j j j j ₂ 2 F j ₁₆	words 1	cycles 1	_	(Y) = 15		
Operation:	$(A) \leftarrow \to (M(DP))$	Grouping: Description	RAM to reg		fer e contents of M(DP)		
	$(X) \gets (X)EXOR(j)$	Description	with the co	ntents of r	egister A, an exclusive		
	j = 0 to 15				ormed between regis-		
	$(Y) \leftarrow (Y) - 1$	ter X and the value j in the immediate field, and stores the result in register X.					
					contents of register Y. action, when the con-		
			tents of reg	gister Y is f	15, the next instruction		
					contents of register Y struction is executed.		



XAMI j (eXchange Accumulator and Memory data and Increment register Y and skip)													
Instruction code		Number of words	Number of F cycles	Flag CY Skip condition									
0000	1 0 1 1 1 0 j j j j 2 2 E j 16	1	1	- (Y) = 0									
Operation:	$(A) \leftarrow \rightarrow (M(DP))$	Grouping:	RAM to regis	ster transfer									
	$(X) \leftarrow (X)EXOR(j)$ j = 0  to  15 $(Y) \leftarrow (Y) + 1$	Description:	with the cont OR operation ter X and the and stores th Adds 1 to the sult of addi register Y i skipped. whe	Inging the contents of M(DP) tents of register A, an exclusive on is performed between regis- e value j in the immediate field, he result in register X. e contents of register Y. As a re- tition, when the contents of is 0, the next instruction is en the contents of register Y is ext instruction is executed.									



MACHINE INSTRUCTIONS (INDEX BY TYPES)

查询"M34519M8-XXXFP"供应商

#### MACHINE INSTRUCTIONS (INDEX BY TYPES)

Parameter						In	stru	ction		le					er of s	er of ss		
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	D3	D2	D1	Do		ade otati	cimal on	Number of words	Number o cycles	Function	
	ТАВ	0	0	0	0	0	1	1	1	1	0	0	1	Е	1	1	$(A) \gets (B)$	
	ТВА	0	0	0	0	0	0	1	1	1	0	0	0	Е	1	1	(B) ← (A)	
	TAY	0	0	0	0	0	1	1	1	1	1	0	1	F	1	1	$(A) \leftarrow (Y)$	
	ΤΥΑ	0	0	0	0	0	0	1	1	0	0	0	0	С	1	1	$(Y) \leftarrow (A)$	
Register to register transfer	ТЕАВ	0	0	0	0	0	1	1	0	1	0	0	1	A	1	1	$(E7-E4) \leftarrow (B)$ $(E3-E0) \leftarrow (A)$	
egister	TABE	0	0	0	0	1	0	1	0	1	0	0	2	A	1	1	$\begin{array}{l} (B) \leftarrow (E7\text{-}E4) \\ (A) \leftarrow (E3\text{-}E0) \end{array}$	
er to i	TDA	0	0	0	0	1	0	1	0	0	1	0	2	9	1	1	$(DR2-DR0) \leftarrow (A2-A0)$	
Registe	TAD	0	0	0	1	0	1	0	0	0	1	0	5	1	1	1	$(A2-A0) \leftarrow (DR2-DR0)$ $(A3) \leftarrow 0$	
	TAZ	0	0	0	1	0	1	0	0	1	1	0	5	3	1	1	$\begin{array}{l} (A1, A0) \leftarrow (Z1, Z0) \\ (A3, A2) \leftarrow 0 \end{array}$	
	ТАХ	0	0	0	1	0	1	0	0	1	0	0	5	2	1	1	$(A) \leftarrow (X)$	
	TASP	0	0	0	1	0	1	0	0	0	0	0	5	0	1	1	$\begin{array}{l} (A2-A0) \leftarrow (SP2-SP0) \\ (A3) \leftarrow 0 \end{array}$	
	LXY x, y	1	1	Х3	<b>X</b> 2	<b>X</b> 1	<b>X</b> 0	уз	у2	у1	у0	3	х	у	1	1	$\begin{array}{l} (X) \leftarrow x \ x = 0 \ \text{to} \ 15 \\ (Y) \leftarrow y \ y = 0 \ \text{to} \ 15 \end{array}$	
resses	LZ z	0	0	0	1	0	0	1	0	<b>Z</b> 1	Z0	0	4	8 +z	1	1	$(Z) \leftarrow z \ z = 0 \text{ to } 3$	
RAM addresses	INY	0	0	0	0	0	1	0	0	1	1	0	1	3	1	1	$(Y) \leftarrow (Y) + 1$	
	DEY	0	0	0	0	0	1	0	1	1	1	0	1	7	1	1	$(Y) \leftarrow (Y) - 1$	
	ТАМ ј	1	0	1	1	0	0	j	j	j	j	2	С	j	1	1	$\begin{array}{l} (A) \leftarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \\ j = 0 \text{ to } 15 \end{array}$	
	XAM j	1	0	1	1	0	1	j	j	j	j	2	D	j	1	1	$\begin{array}{l} (A) \leftarrow \rightarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \\ j = 0 \text{ to } 15 \end{array}$	
RAM to register transfer	XAMD j	1	0	1	1	1	1	j	j	j	j	2	F	j	1		$\begin{array}{l} (A) \leftarrow \rightarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \\ j = 0 \text{ to } 15 \\ (Y) \leftarrow (Y) - 1 \end{array}$	
RAM to re	XAMI j	1	0	1	1	1	0	j	j	j	j	2	E	j	1		$\begin{array}{l} (A) \leftarrow \to (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \\ j = 0 \text{ to } 15 \\ (Y) \leftarrow (Y) + 1 \end{array}$	
	ТМА ј	1	0	1	0	1	1	j	j	j	j	2	В	j	1		$(M(DP)) \leftarrow (A)$ $(X) \leftarrow (X)EXOR(j)$ j = 0  to  15	



Skip condition	Carry flag CY	Datailed description
-	-	Transfers the contents of register B to register A.
_	-	Transfers the contents of register A to register B.
-	-	Transfers the contents of register Y to register A.
-	-	Transfers the contents of register A to register Y.
-	-	Transfers the contents of register B to the high-order 4 bits (E7–E4) of register E, and the contents of register A to the low-order 4 bits (E3–E0) of register E.
-	-	Transfers the high-order 4 bits (E7–E4) of register E to register B, and low-order 4 bits (E3–E0) of register E to register A.
_	-	Transfers the contents of the low-order 3 bits (A2–A0) of register A to register D.
-	-	Transfers the contents of register D to the low-order 3 bits (A2–A0) of register A.
-	-	Transfers the contents of register Z to the low-order 2 bits (A1, A0) of register A.
-	-	Transfers the contents of register X to register A.
-	-	Transfers the contents of stack pointer (SP) to the low-order 3 bits (A2-A0) of register A.
Continuous description	-	Loads the value x in the immediate field to register X, and the value y in the immediate field to register Y When the LXY instructions are continuously coded and executed, only the first LXY instruction is executed and other LXY instructions coded continuously are skipped.
-	-	Loads the value z in the immediate field to register Z.
(Y) = 0	-	Adds 1 to the contents of register Y. As a result of addition, when the contents of register Y is 0, the next in struction is skipped. When the contents of register Y is not 0, the next instruction is executed.
(Y) = 15	-	Subtracts 1 from the contents of register Y. As a result of subtraction, when the contents of register Y is 15 the next instruction is skipped. When the contents of register Y is not 15, the next instruction is executed.
	-	After transferring the contents of M(DP) to register A, an exclusive OR operation is performed between reg ister X and the value j in the immediate field, and stores the result in register X.
-	-	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is per formed between register X and the value j in the immediate field, and stores the result in register X.
(Y) = 15	-	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is per formed between register X and the value j in the immediate field, and stores the result in register X. Subtracts 1 from the contents of register Y. As a result of subtraction, when the contents of register Y is 15 the next instruction is skipped. When the contents of register Y is not 15, the next instruction is executed.
(Y) = 0	-	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is per formed between register X and the value j in the immediate field, and stores the result in register X. Adds 1 to the contents of register Y. As a result of addition, when the contents of register Y is 0, the next in struction is skipped. When the contents of register Y is not 0, the next instruction is executed.
_	-	After transferring the contents of register A to M(DP), an exclusive OR operation is performed between reg ister X and the value j in the immediate field, and stores the result in register X.



查询"M34519M8-XXXFP"供应商

Parameter	ər					In	nstru	ctior		le		-	-		of	of	
Type of	Mnemonic	Do	<b>D</b> °	D7	De	D5	D4	<b>D</b> 2	<b>D</b> 2	D1	Do	Hexa	ade	cimal	Number o words	Number of cycles	Function
instructions		D9	D8		D6	D5	D4	D3	D2		D0	no	otat	ion	ź	ž	
	LA n	0	0	0	1	1	1	n	n	n	n	0	7	n	1	1	(A) ← n n = 0 to 15
	TABP p	0	0	1	0	p5	p4	рз	p2	p1	po	0	+t 8		1	3	$\begin{array}{l} (\text{SP}) \leftarrow (\text{SP}) + 1 \\ (\text{SK}(\text{SP})) \leftarrow (\text{PC}) \\ (\text{PCH}) \leftarrow p \ (\text{Note}) \\ (\text{PCL}) \leftarrow (\text{DR2}\text{-}\text{DR0}, \text{A3}\text{-}\text{A0}) \\ (\text{DR2}) \leftarrow 0 \\ (\text{DR1}, \text{DR0}) \leftarrow (\text{ROM}(\text{PC}))9, 8 \\ (\text{B}) \leftarrow (\text{ROM}(\text{PC}))7\text{-}4 \\ (\text{A}) \leftarrow (\text{ROM}(\text{PC}))3\text{-}0 \\ (\text{SK}(\text{SP})) \leftarrow (\text{PC}) \\ (\text{SP}) \leftarrow (\text{SP}) - 1 \end{array}$
	AM	0	0	0	0	0	0	1	0	1	0	0	0	A	1	1	$(A) \leftarrow (A) + (M(DP))$
peration	AMC	0	0	0	0	0	0	1	0	1	1	0	0	В	1	1	$(A) \leftarrow (A) + (M(DP)) + (CY)$ $(CY) \leftarrow Carry$
Arithmetic operation	A n	0	0	0	1	1	0	n	n	n	n	0	6	n	1	1	(A) ← (A) + n n = 0 to 15
	AND	0	0	0	0	0	1	1	0	0	0	0	1	8	1	1	(A) ← (A) AND (M(DP))
	OR	0	0	0	0	0	1	1	0	0	1	0	1	9	1	1	$(A) \leftarrow (A) \; OR \; (M(DP))$
	sc	0	0	0	0	0	0	0	1	1	1	0	0	7	1	1	$(CY) \leftarrow 1$
	RC	0	0	0	0	0	0	0	1	1	0	0	0	6	1	1	$(CY) \leftarrow 0$
	SZC	0	0	0	0	1	0	1	1	1	1	0	2	F	1	1	(CY) = 0 ?
	СМА	0	0	0	0	0	1	1	1	0	0	0	1	С	1	1	$(\overline{A}) \to (A)$
	RAR	0	0	0	0	0	1	1	1	0	1	0	1	D	1	1	CY A3A2A1A0
	SB j	0	0	0	1	0	1	1	1	j	j	0	5	C +j	1	1	$(Mj(DP)) \leftarrow 1$ j = 0  to  3
Bit operation	RB j	0	0	0	1	0	0	1	1	j	j	0	4	C +j	1	1	(Mj(DP)) ← 0 j = 0 to 3
Bit o	SZB j	0	0	0	0	1	0	0	0	j	j	0	2	j	1	1	(Mj(DP)) = 0 ? j = 0 to 3
	SEAM	0	0	0	0	1	0	0	1	1	0	0	2	6	1	1	(A) = (M(DP)) ?
Comparison operation	SEA n	0	0	0	0	1	0	0	1	0	1	0	2	5	2	2	(A) = n ?
Con op		0	0	0	1	1	1	n	n	n	n	0					n = 0 to 15

## **MACHINE INSTRUCTIONS (INDEX BY TYPES) (continued)**

Note: p is 0 to 47 for M34519M6,

p is 0 to 63 for M34519M8/E8.



Skip condition	Carry flag CY	Datailed description
Continuous description	-	Loads the value n in the immediate field to register A. When the LA instructions are continuously coded and executed, only the first LA instruction is executed and other LA instructions coded continuously are skipped.
_	_	Transfers bits 9 and 8 to register D, bits 7 to 4 to register B and bits 3 to 0 to register A. These bits 7 to 0 are the ROM pattern in ad-dress (DR2 DR1 DR0 A3 A2 A1 A0)2 specified by registers A and D in page p. When this instruction is executed, be careful not to over the stack because 1 stage of stack register is used.
-	-	Adds the contents of M(DP) to register A. Stores the result in register A. The contents of carry flag CY re- mains unchanged.
-	0/1	Adds the contents of M(DP) and carry flag CY to register A. Stores the result in register A and carry flag CY
Overflow = 0	-	Adds the value n in the immediate field to register A, and stores a result in register A. The contents of carry flag CY remains unchanged. Skips the next instruction when there is no overflow as the result of operation. Executes the next instruction when there is overflow as the result of operation.
-	-	Takes the AND operation between the contents of register A and the contents of M(DP), and stores the re- sult in register A.
-	-	Takes the OR operation between the contents of register A and the contents of M(DP), and stores the result in register A.
_	1	Sets (1) to carry flag CY.
_	0	Clears (0) to carry flag CY.
(CY) = 0	_	Skips the next instruction when the contents of carry flag CY is "0."
-	-	Stores the one's complement for register A's contents in register A.
-	0/1	Rotates 1 bit of the contents of register A including the contents of carry flag CY to the right.
-	-	Sets (1) the contents of bit j (bit specified by the value j in the immediate field) of M(DP).
-	-	Clears (0) the contents of bit j (bit specified by the value j in the immediate field) of M(DP).
(Mj(DP)) = 0 j = 0 to 3	-	Skips the next instruction when the contents of bit j (bit specified by the value j in the immediate field) or M(DP) is "0." Executes the next instruction when the contents of bit j of M(DP) is "1."
(A) = (M(DP))	-	Skips the next instruction when the contents of register A is equal to the contents of M(DP). Executes the next instruction when the contents of register A is not equal to the contents of M(DP).
(A) = n	_	Skips the next instruction when the contents of register A is equal to the value n in the immediate field. Executes the next instruction when the contents of register A is not equal to the value n in the immediate field.



查询"M34519M8-XXXFP"供应商

Parameter						In	stru	ction	cod	е					er of ds	er of es	Function
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	D3	D2	D1	Do			ecimal tion	Number of words	Number o cycles	Function
	Ва	0	1	1	<b>a</b> 6	<b>a</b> 5	<b>a</b> 4	<b>a</b> 3	a2	<b>a</b> 1	<b>a</b> 0	1	8 +a		1	1	(PCL) ← a6–a0
ation	BL p, a	0	0	1	1	1	p4	рз	p2	p1	p0	0	E +	p D	2	2	(РСн) ← р (Note) (РСL) ← а6–а0
Branch operation		1	0	p5	<b>a</b> 6	<b>a</b> 5	<b>a</b> 4	<b>a</b> 3	a2	<b>a</b> 1	a0	2	р +а				
Bran	BLA p	0	0	0	0	0	1	0	0	0	0	0	1	0	2		 (PCн) ← p (Note) (PCL) ← (DR2–DR0, A3–A0)
		1	0	p5	p4	0	0	рз	p2	p1	p0	2	р	р			
	BM a	0	1	0	<b>a</b> 6	<b>a</b> 5	<b>a</b> 4	аз	a2	a1	<b>a</b> 0	1	а	а	1		$\begin{array}{l} (SP) \leftarrow (SP) + 1 \\ (SK(SP)) \leftarrow (PC) \\ (PCH) \leftarrow 2 \\ (PCL) \leftarrow a6-a0 \end{array}$
Subroutine operation	BML p, a	0	0	1	1	0	p4	рз	p2	p1	p0	0	C +	p D	2	2	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p (Note)$
outine o		1	0	p5	<b>a</b> 6	<b>a</b> 5	<b>a</b> 4	аз	a2	<b>a</b> 1	<b>a</b> 0	2	р +;	a			$(PCL) \leftarrow a_{6}-a_{0}$
Subr	BMLA p	0	0	0	0	1	1	0	0	0	0	0	3	0	2	2	(SP) ← (SP) + 1 (SK(SP)) ← (PC)
		1	0	p5	р4	0	0	рз	р2	p1	p0	2	р	р			(PCh) ← p (Note) (PCL) ← (DR2–DR0,A3–A0)
	RTI	0	0	0	1	0	0	0	1	1	0	0	4	6	1		$(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$
Return operation	RT	0	0	0	1	0	0	0	1	0	0	0	4	4	1	2	$(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$
Retui	RTS	0	0	0	1	0	0	0	1	0	1	0	4	5	1	2	$(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$

## MACHINE INSTRUCTIONS (INDEX BY TYPES) (continued)

Note: p is 0 to 47 for M34519M6,

p is 0 to 63 for M34519M8/E8.



7	
Carry flag C	Datailed description
-	Branch within a page : Branches to address a in the identical page.
-	Branch out of a page : Branches to address a in page p.
_	Branch out of a page : Branches to address (DR2 DR1 DR0 A3 A2 A1 A0)2 specified by registers D and A in page p.
-	Call the subroutine in page 2 : Calls the subroutine at address a in page 2.
-	Call the subroutine : Calls the subroutine at address a in page p.
	Call the subroutine : Calls the subroutine at address (DR2 DR1 DR0 A3 A2 A1 A0)2 specified by registers D and A in page p.
	Returns from interrupt service routine to main routine. Returns each value of data pointer (X, Y, Z), carry flag, skip status, NOP mode status by the continuous de- scription of the LA/LXY instruction, register A and register B to the states just before interrupt.
-	Returns from subroutine to the routine called the subroutine.
_	Returns from subroutine to the routine called the subroutine, and skips the next instruction at uncondition.
	-



Parameter						In	stru	ction	l cod	е					r of s	r of s	
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	D3	D2	D1	Do			ecimal tion	Number o words	Number o cycles	Function
	DI	0	0	0	0	0	0	0	1	0	0	0	0	4	1	1	$(INTE) \leftarrow 0$
	EI	0	0	0	0	0	0	0	1	0	1	0	0	5	1	1	(INTE) ← 1
	SNZ0	0	0	0	0	1	1	1	0	0	0	0	3	8	1	1	V10 = 0: (EXF0) = 1 ? After skipping, (EXF0) ← 0 V10 = 1: SNZ0 = NOP
	SNZ1	0	0	0	0	1	1	1	0	0	1	0	3	9	1	1	V11 = 0: (EXF1) = 1 ? After skipping, (EXF1) ← 0 V11 = 1: SNZ1 = NOP
	SNZI0	0	0	0	0	1	1	1	0	1	0	0	3	А	1	1	l12 = 1 : (INT0) = "H" ?
tion																	l12 = 0 : (INT0) = "L" ?
operat	SNZI1	0	0	0	0	1	1	1	0	1	1	0	3	в	1	1	I22 = 1 : (INT1) = "H" ?
Interrupt operation																	I22 = 0 : (INT1) = "L" ?
	TAV1	0	0	0	1	0	1	0	1	0	0	0	5	4	1	1	$(A) \leftarrow (V1)$
	TV1A	0	0	0	0	1	1	1	1	1	1	0	3	F	1	1	$(V1) \leftarrow (A)$
	TAV2	0	0	0	1	0	1	0	1	0	1	0	5	5	1	1	$(A) \leftarrow (V2)$
	TV2A	0	0	0	0	1	1	1	1	1	0	0	3	Е	1	1	$(V2) \leftarrow (A)$
	TAI1	1	0	0	1	0	1	0	0	1	1	2	5	3	1	1	$(A) \leftarrow (I1)$
	TI1A	1	0	0	0	0	1	0	1	1	1	2	1	7	1	1	(I1) ← (A)
	TAI2	1	0	0	1	0	1	0	1	0	0	2	5	4	1	1	(A) ← (I2)
	TI2A	1	0	0	0	0	1	1	0	0	0	2	1	8	1	1	(I2) ← (A)
	TPAA	1	0	1	0	1	0	1	0	1	0	2	A	Α	1	1	$(PA0) \leftarrow (A0)$
	TAW1	1	0	0	1	0	0	1	0	1	1	2	4	В	1	1	$(A) \leftarrow (W1)$
	TW1A	1	0	0	0	0	0	1	1	1	0	2	0	Е	1	1	$(W1) \leftarrow (A)$
	TAW2	1	0	0	1	0	0	1	1	0	0	2	4	С	1	1	$(A) \leftarrow (W2)$
Ę	TW2A	1	0	0	0	0	0	1	1	1	1	2	0	F	1	1	$(W2) \leftarrow (A)$
eratio	TAW3	1	0	0	1	0	0	1	1	0	1	2	4	D	1	1	$(A) \leftarrow (W3)$
Timer operation	тwза	1	0	0	0	0	1	0	0	0	0	2	1	0	1	1	$(W3) \leftarrow (A)$
Time	TAW4	1	0	0	1	0	0	1	1	1	0	2	4	Е	1	1	$(A) \leftarrow (W4)$
	TW4A	1	0	0	0	0	1	0	0	0	1	2	1	1	1	1	$(W4) \leftarrow (A)$
L												L			1	I	1



	C√	
Skip condition	Carry flag C	Datailed description
-	-	Clears (0) to interrupt enable flag INTE, and disables the interrupt.
-	-	Sets (1) to interrupt enable flag INTE, and enables the interrupt.
V10 = 0: (EXF0) = 1	-	When $V10 = 0$ : Skips the next instruction when external 0 interrupt request flag EXF0 is "1." After skipping, clears (0) to the EXF0 flag. When the EXF0 flag is "0," executes the next instruction. When $V10 = 1$ : This instruction is equivalent to the NOP instruction. (V10: bit 0 of interrupt control register V1)
V11 = 0: (EXF1) = 1	-	When $V11 = 0$ : Skips the next instruction when external 1 interrupt request flag EXF1 is "1." After skipping, clears (0) to the EXF1 flag. When the EXF1 flag is "0," executes the next instruction. When $V11 = 1$ : This instruction is equivalent to the NOP instruction. (V11: bit 1 of interrupt control register V1)
(INT0) = "H" However, I12 = 1	-	When I12 = 1 : Skips the next instruction when the level of INT0 pin is "H." (I12: bit 2 of interrupt control reg- ister I1)
(INT0) = "L" However, I12 = 0	-	When I12 = 0 : Skips the next instruction when the level of INT0 pin is "L."
(INT1) = "H" However, I22 = 1	-	When I22 = 1 : Skips the next instruction when the level of INT1 pin is "H." (I22: bit 2 of interrupt control reg- ister I2)
(INT1) = "L" However, I22 = 0	-	When I22 = 0 : Skips the next instruction when the level of INT1 pin is "L."
-	-	Transfers the contents of interrupt control register V1 to register A.
-	-	Transfers the contents of register A to interrupt control register V1.
-	-	Transfers the contents of interrupt control register V2 to register A.
-	-	Transfers the contents of register A to interrupt control register V2.
-	-	Transfers the contents of interrupt control register I1 to register A.
-	-	Transfers the contents of register A to interrupt control register I1.
-	-	Transfers the contents of interrupt control register I2 to register A.
-	-	Transfers the contents of register A to interrupt control register I2.
-	-	Transfers the contents of register A to timer control register PA.
-	-	Transfers the contents of timer control register W1 to register A.
-	-	Transfers the contents of register A to timer control register W1.
-	-	Transfers the contents of timer control register W2 to register A.
-	-	Transfers the contents of register A to timer control register W2.
-	-	Transfers the contents of timer control register W3 to register A.
_	-	Transfers the contents of register A to timer control register W3.
-	-	Transfers the contents of timer control register W4 to register A.
-	-	Transfers the contents of register A to timer control register W4.



查询"M34519M8-XXXFP"供应商

## MACHINE INSTRUCTIONS (INDEX BY TYPES) (continued)

Parameter						In	stru	ction	l cod	le					er of ds er of	r of s	
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0			ecimal tion	Number ( words	Number o cycles	Function
	TAW5	1	0	0	1	0	0	1	1	1	1	2	4	F	1	1	(A) ← (W5)
	TW5A	1	0	0	0	0	1	0	0	1	0	2	1	2	1	1	(W5) ← (A)
	TAW6	1	0	0	1	0	1	0	0	0	0	2	5	0	1	1	(A) ← (W6)
	TW6A	1	0	0	0	0	1	0	0	1	1	2	1	3	1	1	$(W6) \leftarrow (A)$
	TABPS	1	0	0	1	1	1	0	1	0	1	2	7	5	1	1	$\begin{array}{l} (B) \leftarrow (TPS7-TPS4) \\ (A) \leftarrow (TPS3-TPS0) \end{array}$
	TPSAB	1	0	0	0	1	1	0	1	0	1	2	3	5	1	1	$\begin{array}{l} (RPS7\text{-}RPS4) \leftarrow (B) \\ (TPS7\text{-}TPS4) \leftarrow (B) \\ (RPS3\text{-}RPS0) \leftarrow (A) \\ (TPS3\text{-}TPS0) \leftarrow (A) \end{array}$
	TAB1	1	0	0	1	1	1	0	0	0	0	2	7	0	1	1	$\begin{array}{l} (B) \leftarrow (T17\text{-}T14) \\ (A) \leftarrow (T13\text{-}T10) \end{array}$
	T1AB	1	0	0	0	1	1	0	0	0	0	2	3	0	1	1	$(R17-R14) \leftarrow (B)$ $(T17-T14) \leftarrow (B)$ $(R13-R10) \leftarrow (A)$ $(T13-T10) \leftarrow (A)$
	TAB2	1	0	0	1	1	1	0	0	0	1	2	7	1	1	1	
eration	T2AB	1	0	0	0	1	1	0	0	0	1	2	3	1	1	1	$(R27-R24) \leftarrow (B)$ $(T27-T24) \leftarrow (B)$ $(R23-R20) \leftarrow (A)$ $(T23-T20) \leftarrow (A)$
Timer operation	TAB3	1	0	0	1	1	1	0	0	1	0	2	7	2	1	1	$\begin{array}{l} (B) \leftarrow (T37\text{-}T34) \\ (A) \leftarrow (T33\text{-}T30) \end{array}$
	ТЗАВ	1	0	0	0	1	1	0	0	1	0	2	3	2	1	1	$\begin{array}{l} (R37-R34) \leftarrow (B) \\ (T37-T34) \leftarrow (B) \\ (R33-R30) \leftarrow (A) \\ (T33-T30) \leftarrow (A) \end{array}$
	TAB4	1	0	0	1	1	1	0	0	1	1	2	7	3	1	1	$\begin{array}{l} (B) \leftarrow (T47\text{-}T44) \\ (A) \leftarrow (T43\text{-}T40) \end{array}$
	T4AB	1	0	0	0	1	1	0	0	1	1	2	3	3	1	1	$(R4L7-R4L4) \leftarrow (B)$ $(T47-T44) \leftarrow (B)$ $(R4L3-R4L0) \leftarrow (A)$ $(T43-T40) \leftarrow (A)$
	T4HAB	1	0	0	0	1	1	0	1	1	1	2	3	7	1	1	(R4H7–R4H4) ← (B) (R4H3–R4H0) ← (A)
	TR1AB	1	0	0	0	1	1	1	1	1	1	2	3	F	1	1	(R17–R14) ← (B) (R13–R10) ← (A)
	TR3AB	1	0	0	0	1	1	1	0	1	1	2	3	В	1	1	(R37–R34) ← (B) (R33–R30) ← (A)
	T4R4L	1	0	1	0	0	1	0	1	1	1	2	9	7	1	1	(T47–T40) ← (R4L7–R4L0)



	С	
Skip condition	Carry flag (	Datailed description
-	-	Transfers the contents of timer control register W5 to register A.
-	-	Transfers the contents of register A to timer control register W5.
-	-	Transfers the contents of timer control register W6 to register A.
-	-	Transfers the contents of register A to timer control register W6.
-	-	Transfers the high-order 4 bits of prescaler to register B, and transfers the low-order 4 bits of prescaler to register A.
-	_	Transfers the contents of register B to the high-order 4 bits of prescaler and prescaler reload register RPS, and transfers the contents of register A to the low-order 4 bits of prescaler and prescaler reload register RPS.
-	-	Transfers the high-order 4 bits of timer 1 to register B, and transfers the low-order 4 bits of timer 1 to register A.
-	-	Transfers the contents of register B to the high-order 4 bits of timer 1 and timer 1 reload register R1, and transfers the contents of register A to the low-order 4 bits of timer 1 and timer 1 reload register R1.
-	_	Transfers the high-order 4 bits of timer 2 to register B, and transfers the low-order 4 bits of timer 2 to register A.
-	-	Transfers the contents of register B to the high-order 4 bits of timer 2 and timer 2 reload register R2, and transfers the contents of register A to the low-order 4 bits of timer 2 and timer 2 reload register R2.
-	-	Transfers the high-order 4 bits of timer 3 to register B, and transfers the low-order 4 bits of timer 3 to register A.
-	-	Transfers the contents of register B to the high-order 4 bits of timer 3 and timer 3 reload register R3, and transfers the contents of register A to the low-order 4 bits of timer 3 and timer 3 reload register R3.
-	_	Transfers the high-order 4 bits of timer 4 to register B, and transfers the low-order 4 bits of timer 4 to register A.
-	-	Transfers the contents of register B to the high-order 4 bits of timer 4 and timer 4 reload register R4L, and transfers the contents of register A to the low-order 4 bits of timer 4 and timer 4 reload register R4L.
-	_	Transfers the contents of register B to the high-order 4 bits of timer 4 reload register R4H, and transfers the contents of register A to the low-order 4 bits of timer 4 reload register R4H.
-	-	Transfers the contents of register B to the high-order 4 bits of timer 1 reload register R1, and transfers the contents of register A to the low-order 4 bits of timer 1 reload register R1.
-	-	Transfers the contents of register B to the high-order 4 bits of timer 3 reload register R3, and transfers the contents of register A to the low-order 4 bits of timer 3 reload register R3.
-	-	Transfers the contents of timer 4 reload register R4L to timer 4.
_	-	



查询"M34519M8-XXXFP"供应商

## MACHINE INSTRUCTIONS (INDEX BY TYPES) (continued)

Parameter	r					In	stru	ction		le					r of	r of	
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	D3	D2	D1	Do		ade otat	cimal ion	Number of words	Number o cycles	Function
	SNZT1	1	0	1	0	0	0	0	0	0	0	2	8	0	1	1	V12 = 0: (T1F) = 1 ? After skipping, (T1F) ← 0 V12 = 0: NOP
eration	SNZT2	1	0	1	0	0	0	0	0	0	1	2	8	1	1	1	V13 = 0: (T2F) = 1 ? After skipping, (T2F) $\leftarrow$ 0 V13 = 0: NOP
Timer operation	SNZT3	1	0	1	0	0	0	0	0	1	0	2	8	2	1	1	V20 = 0: (T3F) = 1 ? After skipping, (T3F) $\leftarrow$ 0 V20 = 0: NOP
=	SNZT4	1	0	1	0	0	0	0	0	1	1	2	8	3	1	1	V21 = 0: (T4F) = 1 ? After skipping, (T4F) $\leftarrow$ 0 V21 = 0: NOP
	IAP0	1	0	0	1	1	0	0	0	0	0	2	6	0	1	1	(A) ← (P0)
	OP0A	1	0	0	0	1	0	0	0	0	0	2	2	0	1	1	$(P0) \leftarrow (A)$
	IAP1	1	0	0	1	1	0	0	0	0	1	2	6	1	1	1	(A) ← (P1)
	OP1A	1	0	0	0	1	0	0	0	0	1	2	2	1	1	1	(P1) ← (A)
	IAP2	1	0	0	1	1	0	0	0	1	0	2	6	2	1	1	(A2–A0) ← (P22–P20) (A3) ← 0
	OP2A	1	0	0	0	1	0	0	0	1	0	2	2	2	1	1	(P22–P20) ← (A2–A0)
	IAP3	1	0	0	1	1	0	0	0	1	1	2	6	3	1	1	(A1, A0) ← (P31, P30)
	ОРЗА	1	0	0	0	1	0	0	0	1	1	2	2	3	1	1	(P31, P30) ← (A1, A0)
	IAP4	1	0	0	1	1	0	0	1	0	0	2	6	4	1	1	$(A) \leftarrow (P4)$
	OP4A	1	0	0	0	1	0	0	1	0	0	2	2	4	1	1	(P4) ← (A)
	IAP5	1	0	0	1	1	0	0	1	0	1	2	6	5	1	1	(A) ← (P5)
ation	OP5A	1	0	0	0	1	0	0	1	0	1	2	2	5	1	1	(P5) ← (A)
Input/Output operation	IAP6	1	0	0	1	1	0	0	1	1	0	2	6	6	1	1	(A) ← (P6)
tput	OP6A	1	0	0	0	1	0	0	1	1	0	2	2	6	1	1	(P6) ← (A)
ut/Ou	CLD	0	0	0	0	0	1	0	0	0	1	0	1	1	1	1	(D) ← 1
lnpi	RD	0	0	0	0	0	1	0	1	0	0	0	1	4	1	1	$(D(Y)) \leftarrow 0$ (Y) = 0  to  7
	SD	0	0	0	0	0	1	0	1	0	1	0	1	5	1		$(D(Y)) \leftarrow 1$ (Y) = 0  to  7
	SZD	0	0	0	0	1	0	0	1	0	0	0	2	4	1	1	(D(Y)) = 0 ?
		0	0	0	0	1	0	1	0	1	1	0	2	В	1	1	(Y) = 0  to  7
	TAPU0	1	0	0	1	0	1	0	1	1	1	2	5	7	1	1	(A) ← (PU0)
	TPU0A	1	0	0	0	1	0	1	1	0	1	2	2	D	1	1	(PU0) ← (A)
	TAPU1	1	0	0	1	0	1	1	1	1	0	2	5	Е	1	1	(A) ← (PU1)
	TPU1A	1	0	0	0	1	0	1	1	1	0	2	2	Е	1	1	(PU1) ← (A)



	5	
Skip condition	Carry flag CY	Datailed description
V12 = 0: (T1F) = 1	-	Skips the next instruction when the contents of bit 2 (V12) of interrupt control register V1 is "0" and the con- tents of T1F flag is "1." After skipping, clears (0) to T1F flag.
V13 = 0: (T2F) =1	-	Skips the next instruction when the contents of bit 3 (V13) of interrupt control register V1 is "0" and the con- tents of T2F flag is "1." After skipping, clears (0) to T2F flag.
V20 = 0: (T3F) = 1	-	Skips the next instruction when the contents of bit 0 (V20) of interrupt control register V2 is "0" and the con- tents of T3F flag is "1." After skipping, clears (0) to T3F flag.
V21 = 0: (T4F) =1	-	Skips the next instruction when the contents of bit 1 (V21) of interrupt control register V2 is "0" and the con- tents of T4F flag is "1." After skipping, clears (0) to T4F flag.
	-	Transfers the input of port P0 to register A.
_	-	Outputs the contents of register A to port P0.
_	-	Transfers the input of port P1 to register A.
_	-	Outputs the contents of register A to port P1.
_	-	Transfers the input of port P2 to register A.
_	-	Outputs the contents of register A to port P2.
_	-	Transfers the input of port P3 to register A.
_	-	Outputs the contents of register A to port P3.
_	-	Transfers the input of port P4 to register A.
_	-	Outputs the contents of register A to port P4.
-	-	Transfers the input of port P5 to register A.
-	-	Outputs the contents of register A to port P5.
-	-	Transfers the input of port P6 to register A.
-	-	Outputs the contents of register A to port P6.
-	-	Sets (1) to all port D.
-	-	Clears (0) to a bit of port D specified by register Y.
-	-	Sets (1) to a bit of port D specified by register Y.
(D(Y)) = 0 However, (Y)=0 to 7	-	Skips the next instruction when a bit of port D specified by register Y is "0." Executes the next instruction when a bit of port D specified by register Y is "1."
-	-	Transfers the contents of pull-up control register PU0 to register A.
-	-	Transfers the contents of register A to pull-up control register PU0.
-	-	Transfers the contents of pull-up control register PU1 to register A.
-	-	Transfers the contents of register A to pull-up control register PU1.



查询"M34519M8-XXXFP"供应商

Parameter			Instruction code ີ ອັອ													of	
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	D3	D2	D1	Do	Hexad			Number of words	Number ( cycles	Function
	ТАКО	1	0	0	1	0	1	0	1	1	0	2 :	5	6	1	1	(A) ← (K0)
	ткоа	1	0	0	0	0	1	1	0	1	1	2	1	в	1	1	$(K0) \leftarrow (A)$
	TAK1	1	0	0	1	0	1	1	0	0	1	2 :	5	9	1	1	(A) ← (K1)
Input/Output operation	TK1A	1	0	0	0	0	1	0	1	0	0	2	1	4	1	1	(K1) ← (A)
t ope	TAK2	1	0	0	1	0	1	1	0	1	0	2 :	5	A	1	1	(A) ← (K2)
Dutpu	TK2A	1	0	0	0	0	1	0	1	0	1	2	1	5	1	1	(K2) ← (A)
put/C	TFR0A	1	0	0	0	1	0	1	0	0	0	2 2	2	8	1	1	$(FR0) \leftarrow (A)$
<u> </u>	TFR1A	1	0	0	0	1	0	1	0	0	1	2 2	2	9	1	1	$(FR1) \leftarrow (A)$
	TFR2A	1	0	0	0	1	0	1	0	1	0	2 2	2	A	1	1	$(FR2) \leftarrow (A)$
	TFR3A	1	0	0	0	1	0	1	0	1	1	2 2	2	В	1	1	$(FR3) \leftarrow (A)$
	TABSI	1	0	0	1	1	1	1	0	0	0	2	7	8	1	1	$(B) \leftarrow (SI7\text{-}SI4) \ (A) \leftarrow (SI3\text{-}SI0)$
ion	TSIAB	1	0	0	0	1	1	1	0	0	0	2 3	3	8	1	1	(SI7–SI4) ← (B) (SI3–SI0) ← (A)
Serial I/O operation	SST	1	0	1	0	0	1	1	1	1	0	2 9	9	E	1	1	(SIOF) ← 0 Serial I/O starting
Serial I/	SNZSI	1	0	1	0	0	0	1	0	0	0	28	8	8	1	1	V23=0: (SIOF)=1? After skipping, (SIOF) ← 0 V23 = 1: NOP
	TAJ1	1	0	0	1	0	0	0	0	1	0	2 4	4	2	1	1	$(A) \leftarrow (J1)$
	TJ1A	1	0	0	0	0	0	0	0	1	0	2 (	0	2	1	1	$(J1) \leftarrow (A)$
	СМСК	1	0	1	0	0	1	1	0	1	0	2 9	9	A	1	1	Ceramic resonator selected
tion	CRCK	1	0	1	0	0	1	1	0	1	1	2 9	9	В	1	1	RC oscillator selected
operation	СҮСК	1	0	1	0	0	1	1	1	0	1	2 9	9	D	1	1	Quartz-crystal oscillator selected
Clock o	TRGA	1	0	0	0	0	0	1	0	0	1	2 (	0	9	1	1	$(RG_0) \leftarrow (A_0)$
Ū	TAMR	1	0	0	1	0	1	0	0	1	0	2 :	5	2	1		$(A) \leftarrow (MR)$
	TMRA	1	0	0	0	0	1	0	1	1	0	2	1	6	1	1	$(MR) \leftarrow (A)$

#### Rev.1.00 Aug 06, 2004 REJ09B0175-0100Z



Skip condition	Carry flag CY	Datailed description
-	-	Transfers the contents of key-on wakeup control register K0 to register A.
-	-	Transfers the contents of register A to key-on wakeup control register K0.
-	-	Transfers the contents of key-on wakeup control register K1 to register A.
-	-	Transfers the contents of register A to key-on wakeup control register K1.
-	-	Transfers the contents of key-on wakeup control register K2 to register A.
-	-	Transfers the contents of register A to key-on wakeup control register K2.
-	-	Transferts the contents of register A to port output format control register FR0.
-	-	Transferts the contents of register A to port output format control register FR1.
-	-	Transferts the contents of register A to port output format control register FR2.
-	-	Transferts the contents of register A to port output format control register FR3.
-	-	Transfers the high-order 4 bits of serial I/O register SI to register B, and transfers the low-order 4 bits of se- rial I/O register SI to register A.
-	-	Transfers the contents of register B to the high-order 4 bits of serial I/O register SI, and transfers the con- tents of register A to the low-order 4 bits of serial I/O register SI.
-	-	Clears (0) to SIOF flag and starts serial I/O.
V23 = 0: (SIOF) = 1	-	Skips the next instruction when the contents of bit 3 (V23) of interrupt control register V2 is "0" and contents of SIOF flag is "1." After skipping, clears (0) to SIOF flag.
-	-	Transfers the contents of serial I/O control register J1 to register A.
-	-	Transfers the contents of register A to serial I/O control register J1.
-	-	Selects the ceramic resonator for main clock f(XIN).
-	-	Selects the RC oscillation circuit for main clock f(XIN).
-	-	Selects the quartz-crystal oscillation circuit for main clock f(XIN).
-	-	Transfers the contents of clock control regiser RG to register A.
-	-	Transfers the contents of clock control regiser MR to register A.
-	-	Transfers the contents of register A to clock control register MR.



查询"M34519M8-XXXFP"供应商

Parameter						Ir	stru	ction	l cod	е					r of s	r of s	
Type of structions	Mnemonic	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0		ade otat	cimal ion	Number ( words	Number o cycles	Function
	TABAD	1	0	0	1	1	1	1	0	0	1	2	7	9	1	1	Q13 = 0: (B) $\leftarrow$ (AD9-AD6) (A) $\leftarrow$ (AD5-AD2) Q13 = 1: (B) $\leftarrow$ (AD7-AD4) (A) $\leftarrow$ (AD3-AD0)
	TALA	1	0	0	1	0	0	1	0	0	1	2	4	9	1	1	(A3, A2) ← (AD1, AD0) (A1, A0) ← 0
ion	TADAB	1	0	0	0	1	1	1	0	0	1	2	3	9	1	1	$(AD7-AD4) \leftarrow (B)$ $(AD3-AD0) \leftarrow (A)$
ion operat	ADST	1	0	1	0	0	1	1	1	1	1	2	9	F	1	1	(ADF) ← 0 A/D conversion starting
A/D conversion operation	SNZAD	1	0	1	0	0	0	0	1	1	1	2	8	7	1	1	V21 = 0: (ADF) = 1 ? After skipping, (ADF) ← 0   V22 = 1: NOP
A	TAQ1	1	0	0	1	0	0	0	1	0	0	2	4	4	1	1	(A) ← (Q1)
	TQ1A	1	0	0	0	0	0	0	1	0	0	2	0	4	1	1	(Q1) ← (A)
	TAQ2	1	0	0	1	0	0	0	1	0	1	2	4	5	1	1	$(A) \leftarrow (Q2)$
	TQ2A	1	0	0	0	0	0	0	1	0	1	2	0	5	1	1	$(Q2) \leftarrow (A)$
	TAQ3	1	0	0	1	0	0	0	1	1	0	2	4	6	1	1	(A) ← (Q3)
	TQ3A	1	0	0	0	0	0	0	1	1	0	2	0	6	1	1	$(Q3) \leftarrow (A)$
	NOP	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	$(PC) \leftarrow (PC) + 1$
	POF	0	0	0	0	0	0	0	0	1	0	0	0	2	1	1	Transition to RAM back-up mode
	EPOF	0	0	0	1	0	1	1	0	1	1	0	5	в	1	1	POF instruction valid
	SNZP	0	0	0	0	0	0	0	0	1	1	0	0	3	1	1	(P) = 1 ?
ation	WRST	1	0	1	0	1	0	0	0	0	0	2	A	0	1	1	(WDF1) = 1 ? After skipping, (WDF1) $\leftarrow$ 0
Other operation	DWDT	1	0	1	0	0	1	1	1	0	0	2	9	С	1	1	Stop of watchdog timer function enabled
Ō	SRST	0	0	0	0	0	0	0	0	0	1	0	0	1	1	1	System reset occurrence

## MACHINE INSTRUCTIONS (INDEX BY TYPES) (continued)



Skip condition	Carry flag CY	Datailed description
_	-	In the A/D conversion mode (Q13 = 0), transfers the high-order 4 bits (AD9–AD6) of register AD to register B, and the middle-order 4 bits (AD5–AD2) of register AD to register A. In the comparator mode (Q13 = 1), transfers the middle-order 4 bits (AD7–AD4) of register AD to register B, and the low-order 4 bits (AD3–AD0) of register AD to register A. (Q13: bit 3 of A/D control register Q1)
-	-	Transfers the low-order 2 bits (AD1, AD0) of register AD to the high-order 2 bits (AD3, AD2) of register A.
-	_	In the comparator mode (Q13 = 1), transfers the contents of register B to the high-order 4 bits (AD7–AD4) of comparator register, and the contents of register A to the low-order 4 bits (AD3–AD0) of comparator register. (Q13 = bit 3 of A/D control register Q1)
_	-	Clears (0) to A/D conversion completion flag ADF, and the A/D conversion at the A/D conversion mode (Q13 = 0) or the comparator operation at the comparator mode (Q13 = 1) is started. (Q13 = bit 3 of A/D control register Q1)
V22 = 0: (ADF) = 1	-	When V22 = 0 : Skips the next instruction when A/D conversion completion flag ADF is "1." After skipping, clears (0) to the ADF flag. When the ADF flag is "0," executes the next instruction. (V22: bit 2 of interrupt control register V2)
-	_	Transfers the contents of A/D control register Q1 to register A.
-	-	Transfers the contents of register A to A/D control register Q1.
-	-	Transfers the contents of A/D control register Q2 to register A.
-	-	Transfers the contents of register A to A/D control register Q2.
-	-	Transfers the contents of A/D control register Q3 to register A.
-	-	Transfers the contents of register A to A/D control register Q3.
_	-	No operation; Adds 1 to program counter value, and others remain unchanged.
-	-	Puts the system in RAM back-up state by executing the POF instruction after executing the EPOF instruction.
_	_	Makes the immediate after POF instruction valid by executing the EPOF instruction.
(P) = 1	-	Skips the next instruction when the P flag is "1". After skipping, the P flag remains unchanged.
(WDF1) = 1	_	Skips the next instruction when watchdog timer flag WDF1 is "1." After skipping, clears (0) to the WDF1 flag. Also, stops the watchdog timer function when executing the WRST instruction immediately after the DWDT instruction.
-	-	Stops the watchdog timer function by the WRST instruction after executing the DWDT instruction.
_	_	System reset occurs.



INSTRUCTION CODE TABLE

## 查询"M34519M8-XXXFP"供应商

## INSTRUCTION CODE TABLE

	RUC				<b>IDLE</b>														
Ĺ	D9–D4	000000	000001	000010	000011	000100	000101	000110	000111	001000	001001	001010	001011	001100	001101	001110	001111		011000 011111
D3–D0	Hex. notation	00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F		18–1F
0000	0	NOP	BLA	SZB 0	BMLA	_	TASP	A 0	LA 0	TABP 0	TABP 16	TABP 32	TABP 48*	BML	BML	BL	BL	вм	в
0001	1	SRST	CLD	SZB 1	_	_	TAD	A 1	LA 1	TABP 1	TABP 17	TABP 33	TABP 49*	BML	BML	BL	BL	вм	в
0010	2	POF	_	SZB 2	_	-	ТАХ	A 2	LA 2	TABP 2	TABP 18	TABP 34	TABP 50*	BML	BML	BL	BL	BM	в
0011	3	SNZP	INY	SZB 3	_	_	TAZ	A 3	LA 3	TABP 3	TABP 19	TABP 35	TABP 51*	BML	BML	BL	BL	ВМ	в
0100	4	DI	RD	SZD	_	RT	TAV1	A 4	LA 4	TABP 4	TABP 20	TABP 36	TABP 52*	BML	BML	BL	BL	BM	в
0101	5	EI	SD	SEAn	_	RTS	TAV2	A 5	LA 5	TABP 5	TABP 21	TABP 37	TABP 53*	BML	BML	BL	BL	BM	в
0110	6	RC	-	SEAM	-	RTI	-	A 6	LA 6	TABP 6	TABP 22	TABP 38	TABP 54*	BML	BML	BL	BL	BM	в
0111	7	SC	DEY	-	_	_	-	A 7	LA 7	TABP 7	TABP 23	TABP 39	TABP 55*	BML	BML	BL	BL	BM	В
1000	8	-	AND	-	SNZ0	LZ 0	-	A 8	LA 8	TABP 8	TABP 24	TABP 40	TABP 56*	BML	BML	BL	BL	BM	В
1001	9	_	OR	TDA	SNZ1	LZ 1	_	A 9	LA 9	TABP 9	TABP 25	TABP 41	TABP 57*	BML	BML	BL	BL	BM	в
1010	А	AM	TEAB	TABE	SNZI0	LZ 2	-	A 10	LA 10	TABP 10	TABP 26	TABP 42	TABP 58*	BML	BML	BL	BL	BM	в
1011	в	AMC	-	-	SNZI1	LZ 3	EPOF	A 11	LA 11	TABP 11	TABP 27	TABP 43	TABP 59*	BML	BML	BL	BL	BM	в
1100	С	TYA	СМА	-	_	RB 0	SB 0	A 12	LA 12	TABP 12	TABP 28	TABP 44	TABP 60*	BML	BML	BL	BL	вм	в
1101	D	_	RAR	-	_	RB 1	SB 1	A 13	LA 13	TABP 13	TABP 29	TABP 45	TABP 61*	BML	BML	BL	BL	вм	в
1110	Е	тва	ТАВ	_	TV2A	RB 2	SB 2	A 14	LA 14	TABP 14	TABP 30	TABP 46	TABP 62*	BML	BML	BL	BL	BM	в
1111	F	-	TAY	szc	TV1A	RB 3	SB 3	A 15	LA 15	TABP 15	TABP 31	TABP 47	TABP 63*	BML	BML	BL	BL	вм	в

The above table shows the relationship between machine language codes and machine language instructions. D₃–D₀ show the low-order 4 bits of the machine language code, and D₉–D₄ show the high-order 6 bits of the machine language code. The hexadecimal representation of the code is also provided. There are one-word instructions and two-word instructions, but only the first word of each instruction is shown. Do not use code marked "–."

The codes for the second word of a two-word instruction are described below.

• * cannot be used in the M34519M6.

	The	The second word							
BL	1р	paaa	aaaa						
BML	1р	paaa	aaaa						
BLA	1р	pp00	pppp						
BMLA	1р	pp00	pppp						
SEA	00	0111	nnnn						
SZD	00	0010	1011						

RENESAS

## **INSTRUCTION CODE TABLE (continued)**

						(												
<b>[</b>	D9–D4	100000	100001	100010	100011	100100	100101	100110	100111	101000	101001	101010	101011	101100	101101	101110	101111	110000 111111
D3–D0	Hex. notation	20	21	22	23	24	25	26	27	28	29	2A	2B	2C	2D	2E	2F	30–3F
0000	0	_	тwза	OP0A	T1AB	_	TAW6	IAP0	TAB1	SNZT1	_	WRST	TMA 0	TAM 0	XAM 0	XAMI 0	XAMD 0	LXY
0001	1	_	TW4A	OP1A	T2AB	-	_	IAP1	TAB2	SNZT2	_	-	TMA 1	TAM 1	XAM 1	XAMI 1	XAMD 1	LXY
0010	2	TJ1A	TW5A	OP2A	ТЗАВ	TAJ1	TAMR	IAP2	ТАВЗ	SNZT3	_	-	TMA 2	TAM 2	XAM 2	XAMI 2	XAMD 2	LXY
0011	3	_	TW6A	ОРЗА	T4AB	-	TAI1	IAP3	TAB4	SNZT4	_	-	TMA 3	TAM 3	XAM 3	XAMI 3	XAMD 3	LXY
0100	4	TQ1A	TK1A	OP4A	-	TAQ1	TAI2	IAP4	_	-	_	-	TMA 4	TAM 4	XAM 4	XAMI 4	XAMD 4	LXY
0101	5	TQ2A	TK2A	OP5A	TPSAB	TAQ2	_	IAP5	TABPS	_	_	-	TMA 5	TAM 5	XAM 5	XAMI 5	XAMD 5	LXY
0110	6	ТQЗА	TMRA	OP6A	_	TAQ3	TAK0	IAP6	_	_	_	_	TMA 6	TAM 6	XAM 6	XAMI 6	XAMD 6	LXY
0111	7	_	TI1A	_	T4HAB	_	TAPU0	-	-	SNZAD	T4R4L	. –	TMA 7	TAM 7	XAM 7	XAMI 7	XAMD 7	LXY
1000	8	_	TI2A	TFR0A	TSIAB	_	_	_	TABSI	SNZSI	_	_	TMA 8	TAM 8	XAM 8	XAMI 8	XAMD 8	LXY
1001	9	TRGA	_	TFR1A	TADAB	TALA	TAK1	-	TABAD	_	_	-	TMA 9	TAM 9	XAM 9	XAMI 9	XAMD 9	LXY
1010	А	_	_	TFR2A	_	_	TAK2	_	_	_	смск	TPAA	TMA 10	TAM 10	XAM 10	XAMI 10	XAMD 10	LXY
1011	В	_	TK0A	TFR3A	TR3AB	TAW1	_	_	_	-	CRCK	_	TMA 11	TAM 11	XAM 11	XAMI 11	XAMD 11	LXY
1100	С	_	_	_	_	TAW2	-	_	_	-	DWDT	_	TMA 12	TAM 12	XAM 12	XAMI 12	XAMD 12	LXY
1101	D	_	_	TPU0A	_	TAW3	_	_	_	-	сүск	-	TMA 13	TAM 13	XAM 13	XAMI 13	XAMD 13	LXY
1110	E	TW1A	_	TPU1A	_	TAW4	TAPU1	_	_	_	SST	_	TMA 14	TAM 14	XAM 14	XAMI 14	XAMD 14	LXY
1111	F	TW2A	_	_	TR1AB	TAW5	_	_	_	_	ADST	_	TMA 15	TAM 15	XAM 15	XAMI 15	XAMD 15	LXY

The above table shows the relationship between machine language codes and machine language instructions. D₃–D₀ show the loworder 4 bits of the machine language code, and D₉–D₄ show the high-order 6 bits of the machine language code. The hexadecimal representation of the code is also provided. There are one-word instructions and two-word instructions, but only the first word of each instruction is shown. Do not use code marked "–."

The codes for the second word of a two-word instruction are described below.

	The	The second word							
BL	1p	paaa	aaaa						
BML	1p	paaa	aaaa						
BLA	1р	pp00	рррр						
BMLA	1p	pp00	pppp						
SEA	00	0111	nnnn						
SZD	00	0010	1011						



#### **BUILT-IN PROM VERSION**

In addition to the mask ROM versions, the 4519 Group has the One Time PROM versions whose PROMs can only be written to and not be erased.

The built-in PROM version has functions similar to those of the mask ROM versions, but it has PROM mode that enables writing to built-in PROM.

Table 23 shows the product of built-in PROM version. Figure 73 shows the pin configurations of built-in PROM versions.

The One Time PROM version has pin-compatibility with the mask ROM version.

#### Table 24 Product of built-in PROM version

Part number	PROM size (X 10 bits)	RAM size (X 4 bits)	Package	ROM type
M34519E8FP	8192 words	384 words	42P2R-A	One Time PROM [shipped in blank]




Fig. 71 Pin configuration of built-in PROM version



**BUILT-IN PROM VERSION** 

## 查询"M34519M8-XXXFP"供应商

## (1) PROM mode

The built-in PROM version has a PROM mode in addition to a normal operation mode. The PROM mode is used to write to and read from the built-in PROM.

In the PROM mode, the programming adapter can be used with a general-purpose PROM programmer to write to or read from the built-in PROM as if it were M5M27C256K.

Programming adapter is listed in Table 24. Contact addresses at the end of this data sheet for the appropriate PROM programmer. • Writing and reading of built-in PROM

Programming voltage is 12.5 V. Write the program in the PROM of the built-in PROM version as shown in Figure 73.

## (2) Notes on handling

 ${\rm \textcircled{O}}$  A high-voltage is used for writing. Take care that overvoltage is not applied. Take care especially at turning on the power.

② For the One Time PROM version shipped in blank, Renesas Technology Corp. does not perform PROM writing test and screening in the assembly process and following processes. In order to improve reliability after writing, performing writing and test according to the flow shown in Figure 74 before using is recommended (Products shipped in blank: PROM contents is not written in factory when shipped).

#### (3) Electric Characteristic Differences Between Mask ROM and One Time PROM Version MCU

There are differences in electric characteristics, operation margin, noise immunity, and noise radiation between Mask ROM and One Time PROM version MCUs due to the difference in the manufacturing processes.

When manufacturing an application system with the One Time PROM version and then switching to use of the Mask ROM version, please perform sufficient evaluations for the commercial samples of the Mask ROM version.

#### Table 25 Programming adapter

Microcomputer	Name of Programming Adapter
M34519E8FP	PCA7441



Fig. 72 PROM memory map




Fig. 73 Flow of writing and test of the product shipped in blank



# **CHAPTER 2**

# APPLICATION

- 2.1 I/O pins
- 2.2 Interrupts
- 2.3 Timers
- 2.4 A/D converter
- 2.5 Serial I/O
- 2.6 Reset
- 2.7 Voltage drop detection circuit
- 2.8 RAM back-up
- 2.9 Oscillation circuit

APPLICATION

2.1 I/O pins

4519 Group

查询"M34519M8-XXXFP"供应商

## 2.1 I/O pins

The 4519 Group has thirty-five I/O pins.

Port P2 is also used as Serial I/O pins SCK, SOUT, SIN.

Port P30 is also used as INT0 input pin.

Port P31 is also used as INT1 input pin.

Port P4 is also used as analog input pins AIN4-AIN7.

Port P6 is also used as analog input pins AIN0-AIN3.

Port D6 is also used as CNTR0 I/O pin.

Port D7 is also used as CNTR1 I/O pin.

This section describes each port I/O function, related registers, application example using each port function and notes.

#### 2.1.1 I/O ports

#### (1) Port P0

Port P0 is a 4-bit I/O port.

Port P0 has the key-on wakeup function which turns ON/OFF with register K0 and pull-up transistor which turns ON/OFF with register PU0.

#### • Input

In the following conditions, the pin state of port P0 is transferred as input data to register A when the **IAP0** instruction is executed.

• Set bit FR00 or bit FR01 of register FR0 to "0" according to the port to be used.

• Set the output latch of specified port P0i (i=0, 1, 2 or 3) to "1" with the OP0A instruction.

If FR00 or FR01 is "0" and the output latch is "0", "0" is output to specified port P0.

If FR00 or FR01 is "1", the output latch value is output to specified port P0.

#### • Output

The contents of register A is set to the output latch with the **OP0A** instruction, and is output to port P0.

N-channel open-drain or CMOS can be selected as the output structure of port P0 in 2 bits unit by setting FR00 or FR01.

#### (2) Port P1

Port P1 is a 4-bit I/O port.

Port P1 has the key-on wakeup function which turns ON/OFF with register K0 and pull-up transistor which turns ON/OFF with register PU1.

#### • Input

In the following conditions, the pin state of port P1 is transferred as input data to register A when the **IAP1** instruction is executed.

• Set bit FR02 or bit FR03 of register FR0 to "0" according to the port to be used.

• Set the output latch of specified port P1i (i=0, 1, 2 or 3) to "1" with the OP1A instruction.

If FR02 or FR03 is "0" and the output latch is "0", "0" is output to specified port P1.

If FR02 or FR03 is "1", the output latch value is output to specified port P1.

#### Output

The contents of register A is set to the output latch with the **OP1A** instruction, and is output to port P1.

N-channel open-drain or CMOS can be selected as the output structure of port P1 in 2 bits unit by setting FR02 or FR03.

#### (3) Port P2

Port P2 is a 3-bit I/O port.

P20-P23 are also used as serial I/O pins SCK, SOUT, SIN.

#### • Input

In the following condition, the pin state of port P2 is transferred as input data to register A when the **IAP2** instruction is executed.

• Set the output latch of specified port P2i (i=0, 1 or 2) to "1" with the OP2A instruction.

If the output latch is "0", "0" is output to specified port P2.

#### • Output

The contents of register A is set to the output latch with the **OP2A** instruction, and is output to port P2.

The output structure is an N-channel open-drain.

- Notes 1: Port P20 is also used as the serial I/O pin SCκ. Accordingly, when port P20 is used as an input/output port, set bits J11 and J10 of register J1 to "002". Also, set bits J13 and J12 of register J1 to "002", "012" or "102".
  - 2: Port P21 is also used as the serial I/O pin SOUT. Accordingly, when port P21 is used as an input/output port, set bits J11 and J10 of register J1 to "002" or "102".
  - **3:** Port P22 is also used as the serial I/O pin SIN. Accordingly, when port P22 is used as an input/output port, set bits J11 and J10 of register J1 to "002" or "102".

#### (4) Port P3

Port P3 is a 4-bit I/O port.

P30 is also used as INT0 input pin and P31 is also used as INT1 input pin. Also, the key-on wakeup function of INT0 and INT1 can be turned ON/OFF by setting bits K20 and K22 of register K2.

#### • Input

In the following condition, the pin state of port P3 is transferred as input data to register A when the **IAP3** instruction is executed.

• Set the output latch of specified port P3i (i=0, 1, 2 or 3) to "1" with the **OP3A** instruction. If the output latch is "0", "0" is output to specified port P3.

#### • Output

The contents of register A is set to the output latch with the **OP3A** instruction, and is output to port P3.

The output structure is an N-channel open-drain.

#### (5) Port P4

Port P4 is a 4-bit I/O port.



Port P40–P43 are also used as analog input pins AIN4–AIN7.

#### • Input

In the following conditions, the pin state of port P4 is transferred as input data to register A when the **IAP4** instruction is executed.

- Set the output latch of specified port P4i (i=0, 1, 2 or 3) to "1" with the  $\ensuremath{\text{OP4A}}$  instruction.

If the output latch is "0", "0" is output to specified port P4.

#### Output

The contents of register A is set to the output latch with the **OP4A** instruction, and is output to port P4.

The output structure is an N-channel open-drain.

#### (6) Port P5

Port P5 is a 4-bit I/O port.

#### Input

In the following conditions, the pin state of port P5 is transferred as input data to register A when the **IAP5** instruction is executed.

- Set bit FR3i (i=0, 1, 2 or 3) of register FR3 to "0" according to the port to be used.
- Set the output latch of specified port P5i (i=0, 1, 2 or 3) to "1" with the OP5A instruction.
- If FR3i is "0" and the output latch is "0", "0" is output to specified port P5.

If FR3i is "1", the output latch value is output to specified port P5.

#### Output

The contents of register A is set to the output latch with the **OP5A** instruction, and is output to port P5.

N-channel open-drain or CMOS can be selected as the output structure of port P5 in 2 bits unit by setting FR3i.

#### (7) Port P6

Port P6 is a 4-bit I/O port.

Port P60–P63 are also used as analog input pins AIN0–AIN3.

#### • Input

In the following conditions, the pin state of port P6 is transferred as input data to register A when the **IAP6** instruction is executed.

• Set the output latch of specified port P6i (i=0, 1, 2 or 3) to "1" with the **OP6A** instruction. If the output latch is "0", "0" is output to specified port P6.

#### • Output

The contents of register A is set to the output latch with the **OP6A** instruction, and is output to port P6.

The output structure is an N-channel open-drain.



#### (8) Port D

Ports D0-D7 are eight independent I/O ports. Port D6 is also used as CNTR0 I/O pin. Port D7 is also used as CNTR1 I/O pin.

#### ■ Input/output of port D

Each pin of port D has an independent 1-bit wide I/O function. For I/O of ports D0–D7, select one of port D with the register Y of the data pointer first.

#### • Input

The pin state of port D can be obtained with the SZD instruction.

In the following conditions, if the pin state of port Dj (j=0, 1, 2, 3, 4, 5, 6 or 7) is "0" when the **SZD** instruction is executed, the next instruction is skipped. If it is "1" when the **SZD** instruction is executed, the next instruction is executed.

- Set bit i (i=0,1,2 or 3) of register FR1 or FR2 to "0" according to the port to be used.
- Set the output latch of specified port Dj to "1" with the **SD** instruction.

If FR1i or FR2i is "0" and the output latch is "0", "0" is output to specified port D. If FR1i or FR2i is "1", the output latch value is output to specified port D.

#### • Output

Set the output level to the output latch with the SD, CLD and RD instructions.

The state of pin enters the high-impedance state when the **SD** instruction is executed.

All port D enter the high-impedance state or "H" level state when the **CLD** instruction is executed. The state of pin becomes "L" level when the **RD** instruction is executed.

N-channel open-drain or CMOS can be selected as the output structure of ports D0–D7 in 1 bit unit by setting registers FR1, FR2.

#### Notes 1: When the SD and RD instructions are used, do not set "10002" or more to register Y.

- 2: Port D6 is also used as CNTR0 pin. Accordingly, when using port D6, set bit 0 (W60) of register W6 to "0."
- **3:** Port D7 is also used as CNTR1 pin. Accordingly, when using port D7, set bit 3 (W43) of register W4 to "0."



#### 2.1.2 Related registers

#### (1) Timer control register W4

Table 2.1.1 shows the timer control register W4. Set the contents of this register through register A with the **TW4A** instruction. The contents of register W4 is transferred to register A with the **TAW4** instruction.

#### Table 2.1.1 Timer control register W4

7	Fimer control register W4	at res	et:00002	at RAM back-up : state retained	R/W				
W43	D7/CNTR1 pin function selection	0	D7 (I/O) / CNTR1 (input)						
VV43	bit	1 CNTR1 (I/O) / D7 (input)							
W42	PWM signal "H" interval	0 PWM signal "H" interval expansion function			invalid				
VV42	expansion function control bit	1	PWM signa	I "H" interval expansion function v	valid				
W41	Timer 4 control bit	0	Stop (state	retained)					
VV41		1	Operating						
W40	Timer 4 count source selection bit	0	XIN input						
VV40	Timer 4 count source selection bit	1	Prescaler o	output (ORCLK) divided by 2					

**Notes 1:** "R" represents read enabled, and "W" represents write enabled.

2: When setting the port, W42–W40 are not used.

#### (2) Timer control register W6

Table 2.1.2 shows the timer control register W6. Set the contents of this register through register A with the **TW6A** instruction. The contents of register W6 is transferred to register A with the **TAW6** instruction.

#### Table 2.1.2 Timer control register W6

7	Fimer control register W6	at res	et:00002	at RAM back-up : state retained	R/W	
W63	CNTR1 pin input count edge	0	Falling edg	e		
0003	selection bit	1	Rising edge	9		
W62	CNTR0 pin input count edge	0	Falling edge			
VV02	selection bit	1	Rising edge	9		
W61	CNTR1 output auto-control circuit	0	CNTR1 out	put auto-control circuit not selecte	d	
0001	selection bit	1	CNTR1 out	put auto-control circuit selected		
W60	D6/CNTR0 pin function selection	0	D6(I/O)/CN	TR0 input		
	bit ( <b>Note 2</b> )	1	CNTR0 inp	ut/output/D6 (input)		

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: When setting the port, W63-W61 are not used.



#### 2.1 I/O pins

## 查询"M34519M8-XXXFP"供应商

#### (3) Serial I/O control register J1

Table 2.1.3 shows the serial I/O control register J1. Set the contents of this register through register A with the **TJ1A** instruction. The contents of register J1 is transferred to register A with the **TAJ1** instruction.

Table 2.1.3 \$	Serial I/O	control	register	J1
----------------	------------	---------	----------	----

Se	Serial I/O control register J1		res	et:00002	at RAM back-up : state retained	R/W	
		J13	J12		Synchronous clock		
J13			0	Instruction of	clock (INSTCK) divided by 8		
	Serial I/O synchronous clock selection bits	0	1	Instruction of	clock (INSTCK) divided by 4		
J12		1	0	Instruction clock (INSTCK) divided by 2			
		1	1	External clo	External clock (Scк input)		
		J11	<b>J1</b> 0		Port function		
<b>J1</b> 1	Serial I/O port function selection	0	0	P20, P21, P	22 selected/Sck, SOUT, SIN not se	elected	
	bits	0	1	SCK, SOUT,	P22 selected/P20, P21, SIN not se	elected	
<b>J1</b> 0	J10		0	SCK, P21, SIN selected/P20, SOUT, P22 not selected			
		1	1	SCK, SOUT,	SIN selected/P20, P21, P22 not se	elected	

Notes 1: "R" represents read enabled, and "W" represents write enabled.2: When setting the port, J13–J12 are not used.

#### (4) A/D control register Q2

Table 2.1.4 shows the A/D control register Q2. Set the contents of this register through register A with the **TQ2A** instruction. The contents of register Q2 is transferred to register A with the **TAQ2** instruction.

#### Table 2.1.4 A/D control register Q2

A/D control register Q2		at reset : 00002		at RAM back-up : state retained	R/W
Q23	P40/AIN4, P41/AIN5, P42/AIN6, P43/	0	P40, P41, F	P42, P43	
QZ3	AIN7 pin function selection bit	1	1 Ain4, Ain5, Ain6, Ain7		
Q22	P62/AIN2, P63/AIN3 pin function	0	P62, P63		
QZZ	selection bit		Ain2, Ain3		
Q21	D64/AINA pip function coloction hit	0	P61		
QZ1	P61/AIN1 pin function selection bit	1	AIN1		
Q20	P60/AIN0 pin function selection bit	0	P60		
Q20	PowAliko pin function selection bit	1	AINO		

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: In order to select AIN3-AIN0, set register Q1 after setting register Q2.



#### (5) Pull-up control register PU0

Table 2.1.5 shows the pull-up control register PU0. Set the contents of this register through register A with the **TPU0A** instruction. The contents of register PU0 is transferred to register A with the **TAPU0** instruction.

Table 2.1.5	Pull-up	control	register	PU0

Pull-up control register PU0		at reset : 00002		at RAM back-up : state retained	R/W		
PU03	P03 pin	0	Pull-up tran	sistor OFF			
P003	pull-up transistor control bit	1	Pull-up transistor ON				
PU02	P02 pin	0	Pull-up transistor OFF				
P002	pull-up transistor control bit	1	Pull-up transistor ON				
PU01	P01 pin	0	Pull-up transistor OFF				
P001	pull-up transistor control bit	1	Pull-up tran	sistor ON			
DUOo	P00 pin	0	Pull-up tran	sistor OFF			
PU00	pull-up transistor control bit	1	Pull-up transistor ON				

Note: "R" represents read enabled, and "W" represents write enabled.

#### (6) Pull-up control register PU1

Table 2.1.6 shows the pull-up control register PU1. Set the contents of this register through register A with the **TPU1A** instruction. The contents of register PU1 is transferred to register A with the **TAPU1** instruction.

#### Table 2.1.6 Pull-up control register PU1

Pull-up control register PU1		at reset : 00002		at RAM back-up : state retained	R/W	
PU13	P13 pin	0	Pull-up trar	sistor OFF		
PU13	pull-up transistor control bit	1 Pull-up transistor		nsistor ON		
	P12 pin	0	Pull-up transistor OFF			
PU12	pull-up transistor control bit	1	Pull-up transistor ON			
	P11 pin	0	Pull-up transistor OFF			
PU11	pull-up transistor control bit	1	Pull-up trar	Pull-up transistor ON		
PU10	P10 pin	0	Pull-up transistor OFF			
PU10	pull-up transistor control bit	1	Pull-up transistor ON			

Note: "R" represents read enabled, and "W" represents write enabled.



2.1 I/O pins

## 查询"M34519M8-XXXFP"供应商

#### (7) Port output structure control register FR0

Table 2.1.7 shows the port output structure control register FR0. Set the contents of this register through register A with the **TFR0A** instruction.

#### Table 2.1.7 Port output structure control register FR0

Port output structure control register FR0		at reset : 00002		at RAM back-up : state retained	W	
FR03	Ports P12, P13	0	N-channel o	pen-drain output		
FK03	output structure selection bit	1 CMOS output		ut		
EDOo	Ports P10, P11	0	N-channel open-drain output			
FR02	FR02 output structure selection bit		CMOS output			
FR01	Ports P02, P03	0	N-channel open-drain output			
FRUT	output structure selection bit	1	CMOS output			
FR00	Ports P01, P00	0	0 N-channel open-drain output			
FR00	output structure selection bit	1	CMOS output			

Note: "W" represents write enabled.

#### (8) Port output structure control register FR1

Table 2.1.8 shows the port output structure control register FR1. Set the contents of this register through register A with the **TFR1A** instruction.

#### Table 2.1.8 Port output structure control register FR1

Port output structure control register FR1		at reset : 00002		at RAM back-up : state retained	W		
FR13	Port D3	0	0 N-channel open-drain output				
FK13	output structure selection bit	1	1 CMOS output				
FR12	Port D2	0	N-channel open-drain output				
FK12	output structure selection bit	1	CMOS outp	S output			
FR11	Port D1	0	N-channel open-drain output				
	output structure selection bit	1	CMOS output				
FR10	Port Do	0	N-channel open-drain output				
	output structure selection bit	1	CMOS outp	out			

Note: "W" represents write enabled.



2.1 I/O pins

## 查询"M34519M8-XXXFP"供应商

#### (9) Port output structure control register FR2

Table 2.1.9 shows the port output structure control register FR2. Set the contents of this register through register A with the **TFR2A** instruction.

#### Table 2.1.9 Port output structure control register FR2

Port output structure control register FR2		at reset : 00002		at RAM back-up : state retained	W	
FR23	Port D7/CNTR1	0	N-channel o	pen-drain output		
FRZ3	output structure selection bit	bit 1 CMO		CMOS output		
	Port D6/CNTR0	0	N-channel open-drain output			
FRZ2	FR22 output structure selection bit		CMOS output			
FR21	Port D5	0	N-channel open-drain output			
FR21	output structure selection bit	1	CMOS output			
FR20	Port D4	0	N-channel open-drain output			
FN20	output structure selection bit	1	CMOS output			

Note: "W" represents write enabled.

#### (10) Port output structure control register FR3

Table 2.1.10 shows the port output structure control register FR3. Set the contents of this register through register A with the **TFR3A** instruction.

#### Table 2.1.10 Port output structure control register FR3

Port output structure control register FR3		at reset : 00002		at RAM back-up : state retained	W		
FR33	Port P53	0	0 N-channel open-drain output				
FK33	output structure selection bit	1	1 CMOS output				
FR32	Port P52	0	N-channel open-drain output				
FK32	output structure selection bit	1	CMOS output				
FR31	Port P51	0	N-channel open-drain output				
LK21	output structure selection bit	1	CMOS output				
FR30	Port P50	0	N-channel	open-drain output			
FK30	output structure selection bit	1	CMOS outp	put			

Note: "W" represents write enabled.



#### (11) Key-on wakeup control register K0

Table 2.1.11 shows the key-on wakeup control register K0. Set the contents of this register through register A with the **TK0A** instruction. The contents of register K0 is transferred to register A with the **TAK0** instruction.

Table 2.1.11	Key-on	wakeup	control	register	K0
--------------	--------	--------	---------	----------	----

Key-on wakeup control register K0		at reset : 00002		at RAM back-up : state retained	R/W	
K03	Pins P12, P13	0	Key-on wal	keup not used		
KU3	key-on wakeup control bit	1	Key-on wal	keup used		
K02	Pins P10, P11	0	Key-on wakeup not used			
KU2	key-on wakeup control bit		Key-on wakeup used			
K01	Pins P02, P03	0	Key-on wakeup not used			
KU1	key-on wakeup control bit	1	Key-on wakeup used			
K00	Pins P00, P01	0	0 Key-on wakeup not used			
K00	key-on wakeup control bit	1	Key-on wakeup used			

Note: "R" represents read enabled, and "W" represents write enabled.

#### (12) Key-on wakeup control register K2

Table 2.1.12 shows the key-on wakeup control register K2. Set the contents of this register through register A with the **TK2A** instruction. The contents of register K2 is transferred to register A with the **TAK2** instruction.

Table 2.1.12 Key-on wakeup control register K2

Key-c	Key-on wakeup control register K2		et:00002	at RAM back-up : state retained	R/W	
K23	INT1 pin return condition	0	0 Return by level			
NZ3	selection bit	1	1 Return by edge			
K22	INT1 pin key-on wakeup control	0	Key-on wakeup invalid			
rzz	bit	1 Key-on wakeup valid				
K21	INTO pin return condition	0	Returned b	y level		
r\21	selection bit	1	Returned by edge			
K20	INT0 pin key-on wakeup control	0	Key-on wakeup invalid			
r\20	bit	1	Key-on wal	keup valid		

Note: "R" represents read enabled, and "W" represents write enabled.



#### 2.1.3 Port application examples

#### (1) Key input by key scan

Key matrix can be set up by connecting keys externally because port D output structure is an N-channel open-drain and port P0 has the pull-up resistor.

**Outline:** The connecting required external part is just keys. **Specifications:** Port D is used to output "L" level and port P0 is used to input 16 keys.

Figure 2.1.1 shows the key input and Figure 2.1.2 shows the key input timing.





Fig. 2.1.1 Key input by key scan





#### 2.1.4 Notes on use

#### (1) Note when an I/O port is used as an input port

Set the output latch to "1" and input the port value before input. If the output latch is set to "0", "L" level can be input.

As for the port which has the output structure selection function, select the N-channel open-drain output structure.

#### (2) Noise and latch-up prevention

Connect an approximate 0.1  $\mu$ F bypass capacitor directly to the Vss line and the VDD line with the thickest possible wire at the shortest distance, and equalize its wiring in width and length. The CNVss pin is also used as the VPP pin (programming voltage = 12.5 V) at the One Time PROM

version. Connect the CNVss/VPP pin to Vss through an approximate 5 k $\Omega$  resistor which is connected to the CNVss/VPP pin at the shortest distance.

#### (3) Multifunction

- Be careful that the output of ports P30 and P31 can be used even when INT0 and INT1 pins are selected.
- Be careful that the input of ports P20–P22 can be used even when SIN, SOUT and SCK pins are selected.
- Be careful that the input/output of port D6 can be used even when input of CNTR0 pin is selected.
- Be careful that the input of port D₆ can be used even when output of CNTR0 pin is selected.
- Be careful that the input/output of port D7 can be used even when input of CNTR1 pin is selected.
- Be careful that the input of port D7 can be used even when output of CNTR1 pin is selected.

#### (4) Connection of unused pins

Table 2.1.13 shows the connections of unused pins.

#### (5) SD, RD, SZD instructions

When the SD, RD, or SZD instructions is used, do not set "10002" or more to register Y.

#### (6) Port P30/INT0 pin

When the RAM back-up mode is used by clearing the bit 3 of register 11 to "0" and setting the input of INT0 pin to be disabled, be careful about the following note.

• When the input of INTO pin is disabled (register I13 = "0"), clear bit 0 of register K2 to "0" to invalidate the key-on wakeup before system goes into the RAM back-up mode.

#### (7) Port P31/INT1 pin

When the RAM back-up mode is used by clearing the bit 3 of register I2 to "0" and setting the input of INT1 pin to be disabled, be careful about the following note.

• When the input of INT1 pin is disabled (register I23 = "0"), clear bit 2 of register K2 to "0" to invalidate the key-on wakeup before system goes into the RAM back-up mode.



2.1 I/O pins

## 查询"M34519M8-XXXFP"供应商

#### Table 2.1.13 Connections of unused pins

Pin	Connection	Usage condition			
Xin	Open.	Internal oscillator is selected.	(Note 1)		
Χουτ	Open.	Internal oscillator is selected.	(Note 1)		
		RC oscillator is selected.	(Note 2)		
		External clock input is selected for main clock.	(Note 3)		
D0-D5	Open.				
	Connect to Vss.	N-channel open-drain is selected for the output structure.	(Note 4)		
D6/CNTR0	Open.	CNTR0 input is not selected for timer 1 count source.			
	Connect to Vss.	N-channel open-drain is selected for the output structure.	(Note 4)		
D7/CNTR1	Open.	CNTR1 input is not selected for timer 3 count source.			
	Connect to Vss.	N-channel open-drain is selected for the output structure.	(Note 4)		
P00-P03	Open.	The key-on wakeup function is not selected.	(Note 6)		
	Connect to Vss.	N-channel open-drain is selected for the output structure.	(Note 5)		
		The pull-up function is not selected.	(Note 4)		
		The key-on wakeup function is not selected.	(Note 6)		
P10-P13	Open.	The key-on wakeup function is not selected.	(Note 7)		
	Connect to Vss.	N-channel open-drain is selected for the output structure.	(Note 5)		
		The pull-up function is not selected.	(Note 4)		
		The key-on wakeup function is not selected.	(Note 7)		
Р20/Ѕск	Open.	SCK pin is not selected.	· · ·		
	Connect to Vss.				
P21/SOUT	Open.				
	Connect to Vss.				
P22/SIN	Open.	SIN pin is not selected.			
	Connect to Vss.				
P30/INT0	Open.	"0" is set to output latch.			
	Connect to Vss.				
P31/INT1	Open.	"0" is set to output latch.			
	Connect to Vss.				
P32, P33	Open.				
	Connect to Vss.				
P40/AIN4-P43/	Open.				
Ain7	Connect to Vss.				
P50-P53	Open.				
	Connect to Vss.	N-channel open-drain is selected for the output structure.			
P60/AIN0-P63/	Open.				
Ains	Connect to Vss.				

Notes 1: After system is released from reset, the internal oscillation (on-chip oscillator) is selected for system clock (RG 0=0, MR0=1).

2: When the CRCK instruction is executed, the RC oscillation circuit becomes valid. Be careful that the swich of system clock is not executed at oscillation start only by the CRCK instruction execution.

In order to start oscillation, setting the main clock f(XIN) oscillation to be valid (MR1=0) is required. (If necessary, generate the oscillation stabilizing wait time by software.)

Also, when the main clock (f(XIN)) is selected as system clock, set the main clock f(XIN) oscillation (MR1=0) to be valid, and select main clock f(XIN) (MR0=0). Be careful that the switch of system clock cannot be executed at the same time when main clock oscillation is started.

- 3: In order to use the external clock input for the main clock, select the ceramic resonance by executing the CMCK instruction at the beggining of software, and then set the main clock (f(XIN)) oscillation to be valid (MR1=0). Until the main clock (f(XIN)) oscillation becomes valid (MR1=0) after ceramic resonance becomes valid, XIN pin is fixed to "H". When an external clock is used, insert a 1 kΩ resistor to XIN pin in series for limits of current.
- 4: Be sure to select the output structure of ports D0–D5 and the pull-up function of P00–P03 and P10–P13 with every one port. Set the corresponding bits of registers for each port.
- 5: Be sure to select the output structure of ports P00–P03 and P10–P13 with every two ports. If only one of the two pins is used, leave another one open.
- 6: The key-on wakeup function is selected with every two bits. When only one of key-on wakeup function is used, considering that the value of key-on wake-up control register K1, set the unused 1-bit to "H" input (turn pull-up transistor ON and open) or "L" input (connect to Vss, or open and set the output latch to "0").
- 7: The key-on wakeup function is selected with every two bits. When one of key-on wakeup function is used, turn pull-up transistor of unused one ON and open.

(Note when connecting to VSS and VDD)

• Connect the unused pins to Vss and VDD using the thickest wire at the shortest distance against noise.

## 2.2 Interrupts

The 4519 Group has eight interrupt sources : external (INT0, INT1), timer 1, timer 2, timer 3, timer 4, A/ D and serial I/O.

This section describes individual types of interrupts, related registers, application examples using interrupts and notes.

#### 2.2.1 Interrupt functions

#### (1) External 0 interrupt (INT0)

The interrupt request occurs by the change of input level of INT0 pin.

The interrupt valid waveform can be selected by the bits 1 and 2, and the INT0 pin input is controlled by the bit 3 of the interrupt control register I1.

#### External 0 interrupt INT0 processing

• When the interrupt is used

The interrupt occurrence is enabled when the bit 0 of the interrupt control register V1 and the interrupt enable flag INTE are set to "1." When the external 0 interrupt occurs, the interrupt processing is executed from address 0 in page 1.

 When the interrupt is not used The interrupt is disabled and the SNZ0 instruction is valid when the bit 0 of register V1 is set to "0."

#### (2) External 1 interrupt (INT1)

The interrupt request occurs by the change of input level of INT1 pin. The interrupt valid waveform can be selected by the bits 1 and 2, and the INT1 pin input is controlled by the bit 3 of the interrupt control register I2.

#### ■ External 1 interrupt INT1 processing

• When the interrupt is used

The interrupt occurrence is enabled when the bit 1 of the interrupt control register V1 and the interrupt enable flag INTE are set to "1." When the external 1 interrupt occurs, the interrupt processing is executed from address 2 in page 1.

• When the interrupt is not used The interrupt is disabled and the SNZ1 instruction is valid when the bit 1 of register V1 is set to "0."

#### (3) Timer 1 interrupt

The interrupt request occurs by the timer 1 underflow.

#### ■ Timer 1 interrupt processing

• When the interrupt is used The interrupt occurrence is enabled when the bit 2 of the interrupt control register V1 and the interrupt enable flag INTE are set to "1." When the timer 1 interrupt occurs, the interrupt processing is executed from address 4 in page 1.

#### • When the interrupt is not used

The interrupt is disabled and the **SNZT1** instruction is valid when the bit 2 of register V1 is set to "0."



#### (4) Timer 2 interrupt

The interrupt request occurs by the timer 2 underflow.

#### ■ Timer 2 interrupt processing

• When the interrupt is used

The interrupt occurrence is enabled when the bit 3 of the interrupt control register V1 and the interrupt enable flag INTE are set to "1." When the timer 2 interrupt occurs, the interrupt processing is executed from address 6 in page 1.

 When the interrupt is not used The interrupt is disabled and the SNZT2 instruction is valid when the bit 3 of register V1 is set to "0."

#### (5) Timer 3 interrupt

The interrupt request occurs by the timer 3 underflow.

#### ■ Timer 3 interrupt processing

- When the interrupt is used The interrupt occurrence is enabled when the bit 0 of the interrupt control register V2 and the interrupt enable flag INTE are set to "1." When the timer 3 interrupt occurs, the interrupt processing is executed from address 8 in page 1.
- When the interrupt is not used
   The interrupt is disabled and the SNZT3 instruction is valid when the bit 0 of register V2 is set to "0."

#### (6) Timer 4 interrupt

The interrupt request occurs by the timer 4 underflow.

#### ■ Timer 4 interrupt processing

- When the interrupt is used The interrupt occurrence is enabled when the bit 1 of the interrupt control register V2 and the interrupt enable flag INTE are set to "1." When the timer 4 interrupt occurs, the interrupt processing is executed from address A in page 1.
- When the interrupt is not used The interrupt is disabled and the SNZT4 instruction is valid when the bit 1 of register V2 is set to "0."



#### (7) A/D interrupt

The interrupt request occurs by the completion of A/D conversion.

#### ■ A/D interrupt processing

• When the interrupt is used

The interrupt occurrence is enabled when the bit 2 of the interrupt control register V2 and the interrupt enable flag INTE are set to "1." When the A/D interrupt occurs, the interrupt processing is executed from address C in page 1.

When the interrupt is not used
 The interrupt is disabled and the SNZAD instruction is valid when the bit 2 of register V2 is set to "0."

#### (8) Serial I/O interrupt

The interrupt request occurs by the completion of serial I/O transmit/receive.

#### ■ Serial I/O interrupt processing

- When the interrupt is used The interrupt occurrence is enabled when the bit 3 of the interrupt control register V2 and the interrupt enable flag INTE are set to "1." When the serial I/O interrupt occurs, the interrupt processing is executed from address E in page 1.
- When the interrupt is not used The interrupt is disabled and the SNZSI instruction is valid when the bit 3 of register V2 is set to "0."



#### 2.2.2 Related registers

#### (1) Interrupt enable flag (INTE)

The interrupt enable flag (INTE) controls whether the every interrupt enable/disable.

Interrupts are enabled when INTE flag is set to "1" with the **EI** instruction and disabled when INTE flag is cleared to "0" with the **DI** instruction.

When any interrupt occurs while the INTE flag is "1", the INTE flag is automatically cleared to "0," so that other interrupts are disabled until the **EI** instruction is executed.

**Note:** The interrupt enabled with the **EI** instruction is performed after the **EI** instruction and one more instruction.

#### (2) Interrupt request flag

The activated condition for each interrupt is examined. Each interrupt request flag is set to "1" when the activated condition is satisfied, even if the interrupt is disabled by the INTE flag or its interrupt enable bit.

Each interrupt request flag is cleared to "0" when either;

•an interrupt occurs, or

•the next instruction is skipped with a skip instruction.

#### (3) Interrupt control register V1

Table 2.2.1 shows the interrupt control register V1.

Set the contents of this register through register A with the TV1A instruction.

In addition, the TAV1 instruction can be used to transfer the contents of register V1 to register A.

Ir	terrupt control register V1	at reset : 00002		at RAM back-up:00002	R/W
V13	Timer 2 interrupt enable bit	0	Interrupt dis	sabled (SNZT2 instruction is valid)	
		1	Interrupt enabled (SNZT2 instruction is invalid) (Note 2)		
V12	Timer 1 interrupt enable bit	0	Interrupt dis	sabled (SNZT1 instruction is valid)	
	Timer 1 interrupt enable bit	1	Interrupt en	abled (SNZT1 instruction is invalid)	(Note 2)
V11	External 4 interrupt enable bit	0	Interrupt dis	sabled (SNZ1 instruction is valid)	
	External 1 interrupt enable bit	1	Interrupt en	abled (SNZ1 instruction is invalid)	(Note 2)
V10	Eutomol Q interrupt enchle hit	0	Interrupt dis	sabled (SNZ0 instruction is valid)	
	External 0 interrupt enable bit	1	Interrupt en	abled (SNZ0 instruction is invalid)	(Note 2)

#### Table 2.2.1 Interrupt control register V1

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: These instructions are equivalent to the NOP instruction.



2.2 Interrupts

## 查询"M34519M8-XXXFP"供应商

#### (4) Interrupt control register V2

Table 2.2.2 shows the interrupt control register V2.

Set the contents of this register through register A with the **TV2A** instruction.

In addition, the TAV2 instruction can be used to transfer the contents of register V2 to register A.

Table 2.2.2 Interrupt	control register V	2
-----------------------	--------------------	---

In	terrupt control register V2	at reset : 00002		at RAM back-up:00002	R/W
V23	Serial I/O interrupt enable bit	0	Interrupt dis	sabled (SNZSI instruction is valid)	
VZ3	(Note 2)	1	Interrupt en	abled (SNZSI instruction is invalid)	(Note 2)
V22	A/D interrupt enable bit	0	Interrupt dis	sabled (SNZAD instruction is valid)	)
V Z Z	A/D Interrupt enable bit	1	Interrupt en	abled (SNZAD instruction is invalid)	(Note 2)
V21	Timor 4 interrupt enable bit	0	Interrupt dis	sabled (SNZT4 instruction is valid)	
VZI	Timer 4 interrupt enable bit	1	Interrupt en	abled (SNZT4 instruction is invalid)	(Note 2)
V20	Timor 2 interrupt enable hit	0	Interrupt dis	sabled (SNZT3 instruction is valid)	
v 20	Timer 3 interrupt enable bit	1	Interrupt en	abled (SNZT3 instruction is invalid)	(Note 2)

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: These instructions are equivalent to the NOP instruction.

#### (5) Interrupt control register I1

Table 2.2.3 shows the interrupt control register I1. Set the contents of this register through register A with the TI1A instruction.

In addition, the TAI1 instruction can be used to transfer the contents of register I1 to register A.

Table 2.2.3	Interrupt	control	register	11
-------------	-----------	---------	----------	----

	Interrupt control register I1	at reset : 00002		at RAM back-up : state retained	R/W
  13	INTO pip input control bit (Note 2)	0	INT0 pin in	put disabled	
113	INT0 pin input control bit (Note 2)	1 INT0 pin input enabled			
	Interrupt valid waveform for INT0	0	Falling wav	eform /"L" level ("L" level is recogn	ized with
112	pin/return level selection bit	0	the SNZIO	instruction)	
112		4	Rising wave	eform /"H" level ("H" level is recogn	ized with
	(Note 2)	1	the SNZIO	instruction)	
<b>I1</b> 1	INT0 pin edge detection circuit	0	One-sided	edge detected	
111	control bit	1	Both edges	detected	
<b>I1</b> 0	INT0 pin Timer 1 count start	0	Timer 1 co	unt start synchronous circuit not se	lected
110	synchronous circuit selection bit	1	Timer 1 co	unt start synchronous circuit selected	ed

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: When the contents of I12 and I13 are changed, the external interrupt request flag EXF0 may be set to "1". Accordingly, clear EXF0 flag with the SNZ0 instruction when the bit 0 (V10) of register V1 to "0". In this time, set the NOP instruction after the SNZ0 instruction, for the case when a skip is performed with the SNZ0 instruction.



2.2 Interrupts

# 查询"M34519M8-XXXFP"供应商

#### (6) Interrupt control register I2

Table 2.2.4 shows the interrupt control register I2. Set the contents of this register through register A with the **TI2A** instruction. In addition, the **TAI2** instruction can be used to transfer the contents of register I2 to register A.

Table 2.2.4	Interrupt	control	register	12
-------------	-----------	---------	----------	----

	Interrupt control register I2	at res	et:00002	at RAM back-up : state retained	R/W
123	INT1 pip input control bit (Note 2)	0	INT1 pin in	put disabled	
123	INT1 pin input control bit (Note 2)	1 INT1 pin input enabled			
	Interrupt valid waveform for INT1	0	Falling wav	eform /"L" level ("L" level is recogn	ized with
122	pin/return level selection bit	0	the SNZI1	instruction)	
122	•	4	Rising wave	eform /"H" level ("H" level is recogn	ized with
	(Note 2)	1	the SNZI1	instruction)	
121	INT1 pin edge detection circuit	0	One-sided	edge detected	
121	control bit	1	Both edges	detected	
120	INT1 pin Timer 3 count start	0	Timer 3 co	unt start synchronous circuit not se	elected
120	synchronous circuit selection bit	1	Timer 3 co	unt start synchronous circuit select	ed

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: When the contents of I22 and I23 are changed, the external interrupt request flag EXF1 may be set to "1". Accordingly, clear EXF1 flag with the SNZ1 instruction when the bit 1 (V11) of register V1 to "0". In this time, set the NOP instruction after the SNZ1 instruction, for the case when a skip is performed with the SNZ1 instruction.



#### 2.2.3 Interrupt application examples

#### (1) External 0 interrupt

The INTO pin is used for external 0 interrupt, of which valid waveforms can be chosen, which can recognize the change of falling edge ("H" $\rightarrow$ "L"), rising edge ("L" $\rightarrow$ "H") and both edges ("H" $\rightarrow$ "L" or "L" $\rightarrow$ "H").

- **Outline:** An external 0 interrupt can be used by dealing with the falling edge ("H" $\rightarrow$ "L"), rising edge ("L" $\rightarrow$ "H") and both edges ("H" $\rightarrow$ "L" or "L" $\rightarrow$ "H") as a trigger.
- **Specifications:** An interrupt occurs by the change of an external signal edge (both edges: "H" $\rightarrow$ "L" or "L" $\rightarrow$ "H").

Figure 2.2.1 shows an operation example of an external 0 interrupt, and Figure 2.2.2 shows a setting example of an external 0 interrupt.

#### (2) External 1 interrupt

The INT1 pin is used for external 1 interrupt, of which valid waveforms can be chosen, which can recognize the change of falling edge ("H" $\rightarrow$ "L"), rising edge ("L" $\rightarrow$ "H") and both edges ("H" $\rightarrow$ "L" or "L" $\rightarrow$ "H").

**Outline:** An external 1 interrupt can be used by dealing with the falling edge ("H" $\rightarrow$ "L"), rising edge ("L" $\rightarrow$ "H") and both edges ("H" $\rightarrow$ "L" or "L" $\rightarrow$ "H") as a trigger.

**Specifications:** An interrupt occurs by the change of an external signal edge (falling edge: "H" $\rightarrow$ "L").

Figure 2.2.3 shows an operation example of an external 1 interrupt, and Figure 2.2.4 shows a setting example of an external 1 interrupt.

#### (3) Timer 1 interrupt

Constant period interrupts by a setting value to timer 1 can be used.

Outline: The constant period interrupts by the timer 1 underflow signal can be used.

**Specifications:** Timer 1 divides the system clock frequency = 2.0 MHz, and the timer 1 interrupt occurs every 0.25 ms.

Figure 2.2.5 shows a setting example of the timer 1 constant period interrupt.

#### (4) Timer 2 interrupt

Constant period interrupts by a setting value to timer 2 can be used.

**Outline:** The constant period interrupts by the timer 2 underflow signal can be used. **Specifications:** Timer 2 and prescaler divide the system clock frequency (= 4.0 MHz), and the timer 2 interrupt occurs every 1 ms.

Figure 2.2.6 shows a setting example of the timer 2 constant period interrupt.



#### (5) Timer 3 interrupt

Constant period interrupts by a setting value to timer 3 can be used.

**Outline:** The constant period interrupts by the timer 3 underflow signal can be used. **Specifications:** Prescaler and timer 3 divide the system clock frequency = 6.0 MHz, and the timer 3 interrupt occurs every 1 ms.

Figure 2.2.7 shows a setting example of the timer 3 constant period interrupt.

#### (6) Timer 4 interrupt

Constant period interrupts by a setting value to timer 4 can be used.

**Outline:** The constant period interrupts by the timer 4 underflow signal can be used. **Specifications:** Timer 4 and prescaler divide the system clock frequency (= 4.0 MHz), and the timer 4 interrupt occurs every 50 ms.

Figure 2.2.8 shows a setting example of the timer 4 constant period interrupt.




Fig. 2.2.1 External 0 interrupt operation example



2.2 Interrupts


External 0 interrupt is temporarily disabled. Interrupt enable flag INTE	0	All interrupts disabled [DI]
Interrupt control register V1	b3 b0 X X 0	b0: External 0 interrupt occurrence disabled [TV14
© Set Port	¥	
Port used for external 0 interrupt is set to	input port.	
Port P30 output latch	b3 b0 X X 1	Set to input [ <b>OP3A</b> ]
	$\downarrow$	
Set Valid Waveform		
Valid waveform of INT0 pin is selected.	b3 b0	[TI1A]
Interrupt control register I1	1 X 1 X	b3: INT0 pin input enabled
		b1: Both edges detection selected
	$\downarrow$	
D Execute NOP Instruction	[NOP]	
	•	
Clear Interrupt Request External 0 interrupt activated condition is c	leared.	
External 0 interrupt request flag EXF0	0	External 0 interrupt activated condition cleared [SNZ
	$\downarrow$	
Note when the inte		
according to the inter		e skip of the next instruction ag EXF0.
insert the NOP instru	uction after the	SNZ0 instruction.
-	$\downarrow$	-
Enable Interrupts		
The External 0 interrupt which is temporari	-	nabled.
Interrupt control register V1	b3 b0	b0: External 0 interrupt occurrence enabled [TV1A
Interrupt enable flag INTE	1	All interrupts enabled [EI]
	$\downarrow$	
Externa	I 0 interrupt	enabled state
	-	

## Fig. 2.2.2 External 0 interrupt setting example

**Note:** The valid waveforms causing the interrupt must be retained at their level for 4 cycles or more of system clock.

2.2 Interrupts

# 查询"M34519M8-XXXFP"供应商






2.2 Interrupts

External 1 interrupt is temporarily disabled		All interrupte dischlod [ <b>D</b> ]
Interrupt enable flag INTE	0 b3 b0	All interrupts disabled [DI]
Interrupt control register V1	X X 0 X	b1: External 1 interrupt occurrence disabled [TV1/
	$\downarrow$	
Set Port	·	
Port used for external 1 interrupt is set to	b3 b0	
Port P31 output latch	X X 1 X	Set to input [OP3A]
	$\downarrow$	
Set Valid Waveform		
Valid waveform of INT1 pin is selected.	b3 b0	[TI2A]
Interrupt control register 12	1 0 0 X	b3: INT1 pin input enabled
		b2, b1: One-sided edge detection and falling waveform selected
		ranning waverorm selected
	$\checkmark$	
Execute NOP Instruction		
	[NOP]	
	$\downarrow$	
Clear Interrupt Request		
External 1 interrupt activated condition is o	cleared.	
External 1 interrupt request flag EXF1	0	External 1 interrupt activated condition cleared [SNZ
	$\downarrow$	
Note when the inte	errupt request is	cleared
When 5 is executed	d, considering the	e skip of the next instruction
according to the interior insert the <b>NOP</b> instr		
macre the NOT mate		
	$\checkmark$	
Enable Interrupts	ily disabled is as	abled
The External 1 interrupt which is temporar	b3 b0	avieu.
Interrupt control register V1	X X 1 X	b1: External 1 interrupt occurrence enabled [TV1A
Interrupt enable flag INTE	1	All interrupts enabled [ <b>EI</b> ]
	$\downarrow$	
Externe	1 1 interrunt	enabled state

#### Fig. 2.2.4 External 1 interrupt setting example

**Note:** The valid waveforms causing the interrupt must be retained at their level for 4 cycles or more of system clock.

2.2 Interrupts





2.2 Interrupts

Timer 2 interrupt is temporarily disabled. Interrupt enable flag INTE	0	All interrupts dischlod [D]
interrupt enable hag inte	b3 b0	All interrupts disabled [DI]
Interrupt control register V1	0 X X X	b3: Timer 2 interrupt occurrence disabled [TV1A
	$\downarrow$	
Stop Timer and Prescaler Operation		
Timer 2 and prescaler are temporarily sto Timer 2 count source is selected.	pped.	[TW2A]
Timer 2 count source is selected.	b3 b0	b2: Timer 2 stop
Timer control register W2	X 0 0 1	b1, b0: Prescaler output (ORCLK) selected for
Timer control register DA	b0	Timer 2 count source
Timer control register PA		Prescaler stop [TPAA]
	•	
Set Timer Value and Prescaler Value Timer 2 and prescaler count times are se	t. (The formula is	shown *A below)
Timer 2 reload register R2	"5216"	Timer count value 82 set [T2AB]
Prescaler reload register RPS	"0F16"	Prescaler count value 15 set [TPSAB]
	$\downarrow$	
Clear Interrupt Request		
Timer 2 interrupt activated condition is cle		Timer 9 interrupt optivated and ities along d [ON]
Timer 2 interrupt request flag T2F	0	Timer 2 interrupt activated condition cleared [SN2
according to the int	d, considering the terrupt request fla	e skip of the next instruction g T2F,
When ④ is execute	d, considering the terrupt request fla	e skip of the next instruction g T2F,
When (4) is execute according to the intrinsert the <b>NOP</b> inst	d, considering the terrupt request fla truction after the <b>S</b>	e skip of the next instruction g T2F,
When (4) is execute according to the intrinsert the <b>NOP</b> inst	d, considering the terrupt request fla truction after the s truction d are restarted.	e skip of the next instruction g T2F,
When (4) is execute according to the int insert the <b>NOP</b> inst Start Timer Operation and Prescaler Oper Timer 2 and prescaler temporarily stopped	ration bar restarted. $b^{2}$	e skip of the next instruction g T2F, SNZT2 instruction.
When (4) is execute according to the int insert the <b>NOP</b> inst	d, considering the terrupt request fla rruction after the <b>S</b> tration d are restarted.	e skip of the next instruction g T2F,
When (4) is execute according to the int insert the <b>NOP</b> inst Start Timer Operation and Prescaler Oper Timer 2 and prescaler temporarily stopped	ration b $3$ $b0$ x $1$ $0$ $1$	e skip of the next instruction g T2F, SNZT2 instruction.
<ul> <li>When (4) is execute according to the intrinsert the NOP instructions and Prescaler Oper Timer 2 and prescaler temporarily stopped Timer control register W2</li> </ul>	ration b $3$ $b0$ 1 $b0b1$ $b2b2b3$ $b01$ $0$ $1b0$	be skip of the next instruction g T2F, SNZT2 instruction. b2: Timer 2 operation start [TW2A]
<ul> <li>When (a) is execute according to the intrinsert the NOP instructions and Prescaler Oper Timer 2 and prescaler temporarily stopped Timer control register W2 Timer control register PA</li> <li>Enable Interrupts</li> </ul>	ad, considering the terrupt request flat truction after the struction after the struction d are restarted. $b_3  b_0$ $\boxed{x  b_1  0  b_1}$ $b_0$ $\boxed{1}$	e skip of the next instruction g T2F, SNZT2 instruction. b2: Timer 2 operation start [TW2A] Prescaler start [TPAA]
<ul> <li>When ④ is execute according to the intrinsert the NOP instant</li> <li>Start Timer Operation and Prescaler Oper Timer 2 and prescaler temporarily stopped Timer control register W2 Timer control register PA</li> </ul>	ad, considering the terrupt request flat truction after the struction after the struction d are restarted. $b_3  b_0$ $\boxed{x  b_1  0  b_1}$ $b_0$ $\boxed{1}$	e skip of the next instruction g T2F, SNZT2 instruction. b2: Timer 2 operation start [TW2A] Prescaler start [TPAA]
<ul> <li>When (a) is execute according to the intrinsert the NOP instrument of the intrinsert the NOP instrument of the intervention and Prescaler Oper Timer 2 and prescaler temporarily stopped.</li> <li>Timer control register W2         <ul> <li>Timer control register W2</li> <li>Timer control register PA</li> </ul> </li> <li>Enable Interrupts         <ul> <li>The Timer 2 interrupt which is temporarily Interrupt control register V1</li> </ul> </li> </ul>	d, considering the terrupt request fla truction after the s ration d are restarted. b3 b0 $\boxed{x \ 1 \ 0 \ 1}$ b0 $\boxed{1}$ $\downarrow$ d disabled is enab b3 b0 $\boxed{1 \ x \ x \ x}$	e skip of the next instruction g T2F, SNZT2 instruction. b2: Timer 2 operation start [TW2A] Prescaler start [TPAA] led. b3: Timer 2 interrupt occurrence enabled [TV1A
<ul> <li>When ④ is execute according to the intrinsert the NOP instant insert the NOP instant insert the NOP instant of the intervention and Prescaler Oper Timer 2 and prescaler temporarily stopped.</li> <li>Timer control register W2 Timer control register PA</li> <li>Enable Interrupts The Timer 2 interrupt which is temporarily</li> </ul>	d, considering the terrupt request fla truction after the start d are restarted. b3 b0 $\boxed{x \ 1 \ 0 \ 1}$ b0 $\boxed{1}$ d asabled is enable b3 b0	e skip of the next instruction g T2F, SNZT2 instruction. b2: Timer 2 operation start [TW2A] Prescaler start [TPAA] led.
<ul> <li>When (a) is execute according to the intrinsert the NOP instrument of the intervention and Prescaler Oper Timer 2 and prescaler temporarily stopped.</li> <li>Timer control register W2         <ul> <li>Timer control register W2</li> <li>Timer control register PA</li> </ul> </li> <li>Enable Interrupts         <ul> <li>The Timer 2 interrupt which is temporarily Interrupt control register V1             <ul> <li>Interrupt enable flag INTE</li> </ul> </li> </ul></li></ul>	d, considering the terrupt request fla truction after the s truction after the s truction d are restarted. b3 b0 $\boxed{x \ 1 \ 0 \ 1}$ $\downarrow$ d disabled is enab b3 b0 $\boxed{1 \ x \ x \ x}$ 1 $\downarrow$	e skip of the next instruction g T2F, SNZT2 instruction. b2: Timer 2 operation start [TW2A] Prescaler start [TPAA] led. b3: Timer 2 interrupt occurrence enabled [TV1A All interrupts enabled [EI]
<ul> <li>When (a) is execute according to the intrinsert the NOP instrument of the intervention and Prescaler Oper Timer 2 and prescaler temporarily stopped.</li> <li>Timer control register W2         <ul> <li>Timer control register W2</li> <li>Timer control register PA</li> </ul> </li> <li>Enable Interrupts         <ul> <li>The Timer 2 interrupt which is temporarily Interrupt control register V1             <ul> <li>Interrupt enable flag INTE</li> </ul> </li> </ul></li></ul>	d, considering the terrupt request fla truction after the s truction after the s truction d are restarted. b3 b0 $\boxed{x \ 1 \ 0 \ 1}$ $\downarrow$ d disabled is enab b3 b0 $\boxed{1 \ x \ x \ x}$ 1 $\downarrow$	e skip of the next instruction g T2F, SNZT2 instruction. b2: Timer 2 operation start [TW2A] Prescaler start [TPAA] led. b3: Timer 2 interrupt occurrence enabled [TV1A
When (a) is execute according to the intrinsert the NOP inst Start Timer Operation and Prescaler Oper Timer 2 and prescaler temporarily stopped Timer control register W2 Timer control register PA	d, considering the terrupt request fla truction after the s truction af	e skip of the next instruction g T2F, SNZT2 instruction. b2: Timer 2 operation start [TW2A] Prescaler start [TPAA] led. b3: Timer 2 interrupt occurrence enabled [TV1A All interrupts enabled [EI]
When (a) is execute according to the intrinsert the NOP inst Start Timer Operation and Prescaler Oper Timer 2 and prescaler temporarily stopped Timer control register W2 Timer control register PA	ad, considering the terrupt request fla truction after the s truction a	e skip of the next instruction g T2F, SNZT2 instruction. b2: Timer 2 operation start [TW2A] Prescaler start [TPAA] led. b3: Timer 2 interrupt occurrence enabled [TV1A All interrupts enabled [EI]
When (a) is execute according to the intrinsert the NOP inst Start Timer Operation and Prescaler Oper Timer 2 and prescaler temporarily stopped Timer control register W2 Timer control register PA S Enable Interrupts The Timer 2 interrupt which is temporarily Interrupt control register V1 Interrupt enable flag INTE Constant pe A: The prescaler count value and timer 2 c	ad, considering the terrupt request fla truction after the s truction a	<ul> <li>e skip of the next instruction g T2F, SNZT2 instruction.</li> <li>b2: Timer 2 operation start [TW2A] Prescaler start [TPAA]</li> <li>led.</li> <li>b3: Timer 2 interrupt occurrence enabled [TV1A All interrupts enabled [EI]</li> <li>execution started</li> <li>se the interrupt occur every 1 ms are set as follo</li> </ul>
When (a) is execute according to the intrinsert the NOP inst (a) Start Timer Operation and Prescaler Oper Timer 2 and prescaler temporarily stopped Timer control register W2 Timer control register W2 Timer control register PA (a) Enable Interrupts The Timer 2 interrupt which is temporarily Interrupt control register V1 Interrupt enable flag INTE <b>Constant pe</b> A: The prescaler count value and timer 2 c 1 ms $\cong$ (4.0 MHz) ⁻¹ X 3 X (15 +1) X System clock Instruction Prescaler	d, considering the terrupt request fla truction after the s truction af	<ul> <li>e skip of the next instruction g T2F, SNZT2 instruction.</li> <li>b2: Timer 2 operation start [TW2A] Prescaler start [TPAA]</li> <li>led.</li> <li>b3: Timer 2 interrupt occurrence enabled [TV1A All interrupts enabled [EI]</li> <li>execution started</li> <li>se the interrupt occur every 1 ms are set as follo</li> </ul>

Fig. 2.2.6 Timer 2 constant period interrupt setting example

2.2 Interrupts

Timer 3 interrupt is temporarily disabled.		
Interrupt enable flag INTE	0 b3 b0	All interrupts disabled [DI]
Interrupt control register V2		b0: Timer 3 interrupt occurrence disabled [TV2A]
	$\downarrow$	
② Stop Timer Operation		
Timer 3 and prescaler are temporarily sto Timer 3 count source is selected.	opped.	
Timer 3 count source is selected.	b3 b0	[ <b>TW3A</b> ] b3: Timer 3 count auto-stop circuit not selected
Timer control register W3	0 0 0 1	b2: Timer 3 stop
	b0	b1, b0: Prescaler output (ORCLK) selected for Timer 3 count source
Timer control register PA		Prescaler stop [TPAA]
	↓	
③ Set Timer Value and Prescaler Value		
Timer 3 and prescaler count times are se		
Timer 3 reload register R3 Prescaler reload register RPS	"EF16" "F916"	Timer count value 239 set [ <b>T3AB</b> ] Prescaler count value 249 set [ <b>TPSAB</b> ]
	1.910	
	$\downarrow$	
④ Clear Interrupt Request Timer 3 interrupt activated condition is club 3 club 3 cl	oarod	
Timer 3 interrupt request flag T3F		Timer 3 interrupt activated condition cleared [SNZ
according to the in	terrupt request fla	e skip of the next instruction g T3F,
insert the <b>NOP</b> inst	terrupt request fla truction after the <b>S</b>	g T3F,
<ul> <li>Start Timer Operation and Prescaler Operation and prescaler temporarily stopped</li> </ul>	terrupt request fla truction after the <b>S</b> ration d are restarted.	g T3F,
insert the NOP inst     Start Timer Operation and Prescaler Ope	terrupt request fla truction after the $\begin{cases} \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ $	g T3F,
<ul> <li>Insert the NOP inst</li> <li>Start Timer Operation and Prescaler Operation Timer 3 and prescaler temporarily stopper</li> </ul>	terrupt request fla truction after the $\$$ ration d are restarted. b3 b0	g T3F, SNZT3 instruction.
<ul> <li>Insert the NOP instruction</li> <li>Start Timer Operation and Prescaler Operation</li> <li>Timer 3 and prescaler temporarily stoppe</li> <li>Timer control register W3</li> </ul>	terrupt request fla truction after the s ration d are restarted. b3 b0 0 1 0 1 	g T3F, SNZT3 instruction. b2: Timer 3 operation start [TW3A]
<ul> <li>insert the NOP inside the insert the NOP inside the insidet the inside the inside the inside the inside the inside the</li></ul>	terrupt request fla truction after the $\frac{1}{5}$ ration d are restarted. b3 b0 0 1 0 1 b0 1 $\frac{1}{5}$	g T3F, SNZT3 instruction. b2: Timer 3 operation start [TW3A] Prescaler start [TPAA]
<ul> <li>Insert the NOP instruction</li> <li>Start Timer Operation and Prescaler Operation</li> <li>Timer 3 and prescaler temporarily stoppe</li> <li>Timer control register W3</li> <li>Timer control register PA</li> </ul>	terrupt request fla truction after the $\frac{1}{5}$ ration d are restarted. b3 b0 0 1 0 1 b0 1 $\frac{1}{5}$	g T3F, SNZT3 instruction. b2: Timer 3 operation start [TW3A] Prescaler start [TPAA]
<ul> <li>insert the NOP inside the insert the NOP inside the insidet the inside the inside the inside the inside the inside the</li></ul>	terrupt request fla truction after the $\frac{1}{5}$ ration d are restarted. b3 b0 0 1 0 1 1 b0 1 y disabled is enab	g T3F, SNZT3 instruction. b2: Timer 3 operation start [TW3A] Prescaler start [TPAA]
<ul> <li>insert the NOP inside the insert the NOP inside the inside the inside the insert temporarily stopped in the insert of the insert</li></ul>	terrupt request fla truction after the $\frac{1}{5}$ ration d are restarted. $b_3  b_0$ 0  1  0  1 $b_0$ 1 $b_0$ 1 $b_0$ 1 $b_0$ 1 $b_0$ 1 $b_0$ 1 $b_0$ 1 1 1 1 1 1 1 1	g T3F, SNZT3 instruction. b2: Timer 3 operation start [TW3A] Prescaler start [TPAA] led. b0: Timer 3 interrupt occurrence enabled [TV2A]
<ul> <li>insert the NOP inside insert and prescaler temporarily stoppe Timer 3 and prescaler temporarily stoppe Timer control register W3 Timer control register PA</li> <li>Enable Interrupts         <ul> <li>The Timer 3 interrupt which is temporarily interrupt control register V2 Interrupt enable flag INTE</li> </ul> </li> </ul>	terrupt request fla truction after the $\frac{1}{5}$ ration d are restarted. $b_3$ $b_0$ 0 $1$ $0$ $1b_011b_011111111$	g T3F, SNZT3 instruction. b2: Timer 3 operation start [TW3A] Prescaler start [TPAA] led. b0: Timer 3 interrupt occurrence enabled [TV2A]
<ul> <li>insert the NOP institution</li> <li>Start Timer Operation and Prescaler Operation and prescaler temporarily stopped</li> <li>Timer control register W3</li> <li>Timer control register PA</li> <li>Enable Interrupts</li> <li>The Timer 3 interrupt which is temporarily</li> <li>Interrupt control register V2</li> <li>Interrupt enable flag INTE</li> </ul>	terrupt request fla truction after the s ration d are restarted. $b_3$ $b_0$ 0 1 0 1 $b_0$ 1 $b_0$ 1 $b_0$ 1 1 1 1 1 1 1 1	g T3F, SNZT3 instruction. b2: Timer 3 operation start [TW3A] Prescaler start [TPAA] led. b0: Timer 3 interrupt occurrence enabled [TV2A] All interrupts enabled [EI]
<ul> <li>insert the NOP institution</li> <li>Start Timer Operation and Prescaler Operation and prescaler temporarily stopped</li> <li>Timer control register W3</li> <li>Timer control register PA</li> <li>Enable Interrupts</li> <li>The Timer 3 interrupt which is temporarily</li> <li>Interrupt control register V2</li> <li>Interrupt enable flag INTE</li> </ul>	terrupt request fla truction after the s ration d are restarted. b3 b0 0 1 0 1 b0 1 y disabled is enab b3 b0 x x x 1 1 teriod interrupt count value to make	g T3F, SNZT3 instruction. b2: Timer 3 operation start [TW3A] Prescaler start [TPAA] led. b0: Timer 3 interrupt occurrence enabled [TV2A] All interrupts enabled [EI] e execution started e the interrupt occur every 30 ms are set as follow

2.2 Interrupts

# 查询"M34519M8-XXXFP"供应商

① Disable Interrupts	
Timer 4 interrupt is temporarily disabled.	
Interrupt enable flag INTE 0	All interrupts disabled [DI]
b3 b0	
	b1: Timer 4 interrupt occurrence disabled
	2A]
$\downarrow$	
Chan Timer and Drassalar Operation	
② Stop Timer and Prescaler Operation Timer 4 and prescaler are temporarily stopped.	[TW4A] b3: CNTR1 input
Timer 4 count source is selected.	b2: PWM signal "H" interval expansion function invalid
b3 b0	b1: Timer 4 stop
Timer control register W4	b0: Prescaler output (ORCLK) divided by 2 selected
b0	for Timer 4 count source
Timer control register PA	Prescaler stop [TPAA]
$\downarrow$	
③ Set Timer Value and Prescaler Value	
Timer 4 and prescaler count times are set. (The formula is	shown *A below.)
Timer 4 reload register R4L "DD16"	Timer count value 221 set [T4AB]
Prescaler reload register RPS "9516"	Prescaler count value 149 set [TPSAB]
↓	
Clear Interrupt Request	)
Timer 4 interrupt activated condition is cleared.	
Timer 4 interrupt request flag T4F	Timer 4 interrupt activated condition cleared [SNZT4]
Note when the interrupt request is When ④ is executed, considering the according to the interrupt request flag insert the NOP instruction after the S	skip of the next instruction g T4F,
`↓	,
5 Start Timer Operation and Prescaler Operation	
Timer 4 and prescaler temporarily stopped are restarted.	
b3 b0	
Timer control register W4 0 0 1 1	b1: Timer 4 operation start [TW4A]
b0	
Timer control register PA	Prescaler start [TPAA]
$\downarrow$	
6 Enable Interrupts	
The Timer 4 interrupt which is temporarily disabled is enable b3 b0	ed.
Interrupt control register V2	b1: Timer 4 interrupt occurrence enabled [TV2A]
Interrupt enable flag INTE 1	All interrupts enabled [EI]
♥ Constant nosied intermet	
Constant period interrupt	execution started
*A: The prescaler count value and timer 4 count value to make	e the interrupt occur every 50 ms are set as follows.
50 ms $\cong$ (4.0 MHz) ⁻¹ × 3 × (149 +1) × 2 × (221 +1	
<u> </u>	count value
System clock Instruction Prescaler Timer 4 Timer 4 clock count value count	count value
"X": it can be "0" or "1." source "[]": instruction	

Fig. 2.2.8 Timer 4 constant period interrupt setting example

2.2 Interrupts

# 查询"M34519M8-XXXFP"供应商

## 2.2.4 Notes on use

#### (1) Setting of INT0 interrupt valid waveform

Set a value to the bit 2 of register I1, and execute the **SNZ0** instruction to clear the EXF0 flag to "0" after executing at least one instruction.

Depending on the input state of P30/INT0 pin, the external interrupt request flag (EXF0) may be set to "1" when the bit 2 of register I1 is changed.

#### (2) Setting of INT0 pin input control

Set a value to the bit 3 of register I1, and execute the **SNZ0** instruction to clear the EXF0 flag to "0" after executing at least one instruction.

Depending on the input state of P30/INT0 pin, the external interrupt request flag (EXF0) may be set to "1" when the bit 3 of register I1 is changed.

#### (3) Setting of INT1 interrupt valid waveform

Set a value to the bit 2 of register I2, and execute the **SNZ1** instruction to clear the EXF1 flag to "0" after executing at least one instruction.

Depending on the input state of P31/INT1 pin, the external interrupt request flag (EXF1) may be set to "1" when the bit 2 of register I2 is changed.

#### (4) Setting of INT1 pin input control

Set a value to the bit 3 of register I2, and execute the **SNZ1** instruction to clear the EXF1 flag to "0" after executing at least one instruction.

Depending on the input state of P31/INT1 pin, the external interrupt request flag (EXF1) may be set to "1" when the bit 3 of register I2 is changed.

#### (5) Multiple interrupts

Multiple interrupts cannot be used in the 4519 Group.

#### (6) Notes on interrupt processing

When the interrupt occurs, at the same time, the interrupt enable flag INTE is cleared to "0" (interrupt disable state). In order to enable the interrupt at the same time when system returns from the interrupt, write **EI** and **RTI** instructions continuously.

#### (7) P30/INT0 pin

When the external interrupt input pin INTO is used, set the bit 3 of register I1 to "1". Even in this case, port P30 I/O function is valid.

Also, the EXF0 flag is set to "1" when bit 3 of register I1 is set to "1" by input of a valid waveform (valid waveform causing external 0 interrupt) even if it is used as an I/O port P30.

The input threshold characteristics (VIH/VIL) are different between INT0 pin input and port P30 input. Accordingly, note this difference when INT0 pin input and port P30 input are used at the same time.

#### (8) P31/INT1 pin

When the external interrupt input pin INT1 is used, set the bit 3 of register I2 to "1".

Even in this case, port P31 I/O function is valid.

Also, the EXF1 flag is set to "1" when bit 3 of register I2 is set to "1" by input of a valid waveform (valid waveform causing external 1 interrupt) even if it is used as an I/O port P31.

The input threshold characteristics (VIH/VIL) are different between INT1 pin input and port P31 input. Accordingly, note this difference when INT1 pin input and port P31 input are used at the same time.

#### (9) POF instruction

When the **POF** instruction is executed continuously after the **EPOF** instruction, system enters the RAM back-up state.

Note that system cannot enter the RAM back-up state when executing only the **POF** instruction. Be sure to disable interrupts by executing the **DI** instruction before executing the **EPOF** instruction and the **POF** instruction continuously.

# 2.3 Timers

The 4519 Group has four 8-bit timers (each has a reload register) and the watchdog timer function. This section describes individual types of timers, related registers, application examples using timers and notes.

#### 2.3.1 Timer functions

(1) Timer 1

#### ■ Timer operation

(Timer 1 has the timer 1 count start trigger function from P30/INT0 pin input)

(2) Timer 2

■ Timer operation

#### (3) Timer 3

#### ■ Timer operation

(Timer 3 has the timer 3 count start trigger function from P31/INT1 pin input)

(4) Timer 4

#### ■ Timer operation

(Timer 4 has the PWM output function)

#### (5) Watchdog timer

#### ■ Watchdog function

Watchdog timer provides a method to reset the system when a program run-away occurs. System operates after it is released from reset. When the timer count value underflows, the WDF1 flag is set to "1." Then, if the **WRST** instruction is never executed until timer WDT counts 65534, WDF2 flag is set to "1," and system reset occurs.

When the **DWDT** instruction and the **WRST** instruction are executed continuously, the watchdog timer function is invalid.

The **WRST** instruction has the skip function. When the **WRST** instruction is executed while the WDF1 flag is "1", the next instruction is skipped and then, the WDF1 flag is cleared to "0".



#### 2.3.2 Related registers

#### (1) Interrupt control register V1

Table 2.3.1 shows the interrupt control register V1. Set the contents of this register through register A with the **TV1A** instruction. In addition, the **TAV1** instruction can be used to transfer the contents of register V1 to register A.

#### Table 2.3.1 Interrupt control register V1

In	terrupt control register V1	at reset : 00002		at RAM back-up : 00002 R/W
V13	Timer 2 interrupt enable bit	0	Interrupt dis	sabled (SNZT2 instruction is valid)
V 13	Timer 2 interrupt enable bit	1	Interrupt en	abled (SNZT2 instruction is invalid) (Note 2)
V12	Timer 1 interrupt enable bit	0	Interrupt dis	sabled (SNZT1 instruction is valid)
V I Z	Timer 1 interrupt enable bit	1	Interrupt en	abled (SNZT1 instruction is invalid) (Note 2)
V11	External 1 interrupt anable bit	0	Interrupt dis	sabled (SNZ1 instruction is valid)
V I 1	External 1 interrupt enable bit	1	Interrupt er	abled (SNZ1 instruction is invalid) (Note 2)
V10		0	Interrupt dis	sabled (SNZ0 instruction is valid)
V 10	External 0 interrupt enable bit	1	Interrupt er	abled (SNZ0 instruction is invalid) (Note 2)

Notes 1: "R" represents read enabled, and "W" represents write enabled.

- 2: These instructions are equivalent to the NOP instruction.
- 3: When timer is used, V11 and V10 are not used.

#### (2) Interrupt control register V2

Table 2.3.2 shows the interrupt control register V2.

Set the contents of this register through register A with the TV2A instruction.

In addition, the TAV2 instruction can be used to transfer the contents of register V2 to register A.

#### Table 2.3.2 Interrupt control register V2

Interrupt control register V2 at rese		et:00002	at RAM back-up:00002	R/W	
V23			Interrupt dis	sabled (SNZSI instruction is valid)	
V∠3	Serial I/O interrupt enable bit	1	Interrupt en	abled (SNZSI instruction is invalid)	(Note 2)
V22	A/D interment enable hit	0	Interrupt dis	sabled (SNZAD instruction is valid)	
V ZZ	A/D interrupt enable bit	1	Interrupt en	abled (SNZTAD instruction is invalid)	(Note 2)
V21	Timer 4 interrupt enable bit	0	Interrupt dis	sabled (SNZT4 instruction is valid)	
V Z 1	Timer 4 interrupt enable bit	bit           0         Interrupt disabled           1         Interrupt enabled           0         Interrupt disabled           1         Interrupt disabled           0         Interrupt disabled           0         Interrupt disabled           0         Interrupt disabled           0         Interrupt disabled	abled (SNZT4 instruction is invalid)	(Note 2)	
V20	Timor 2 interrupt enable hit	0	Interrupt dis	sabled (SNZT3 instruction is valid)	
V 20	Timer 3 interrupt enable bit	1	Interrupt en	abled (SNZT3 instruction is invalid)	(Note 2)

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: These instructions are equivalent to the **NOP** instruction.

3: When timer is used, V23 and V22 is not used.



## 查询"M34519M8-XXXFP"供应商

#### (3) Interrupt control register I1

Table 2.3.3 shows the interrupt control register I1.

Set the contents of this register through register A with the **TI1A** instruction.

In addition, the TAI1 instruction can be used to transfer the contents of register I1 to register A.

Table 2.3.3	Interrupt	control	register I1
-------------	-----------	---------	-------------

l	nterrupt control register 11	at res	et:00002	at RAM back-up : state retained	R/W	
110	I13 INTO pin input control bit (Note 2)	0	INT0 pin in	INT0 pin input disabled		
113	in to pin input control bit ( <b>Note 2</b> )	1	INT0 pin in	put enabled		
	Interrupt valid waveform for INTO	0	Falling wav	reform/"L" level ("L" level is recogn	ized with	
112	•	0	the SNZIO	instruction)		
112		4	Rising wave	eform/"H" level ("H" level is recogn	ized with	
	(Note 2)	1	the SNZIO	instruction)		
11	INT0 pin edge detection circuit	0	One-sided	edge detected		
111	control bit	1	Both edges	detected		
110	INT0 pin Timer 1 count start	0	Timer 1 co	unt start synchronous circuit not se	lected	
110	3       INTO pin input control bit (Note 2)       1         2       Interrupt valid waveform for INTO pin/return level selection bit (Note 2)       0         2       INTO pin edge detection circuit 0 control bit       1         1       INTO pin edge detection circuit 0 tit       0         1       INTO pin Timer 1 count start       0	Timer 1 co	unt start synchronous circuit select	ed		

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: When the contents of I12 and I13 are changed, the external interrupt request flag EXF0 may be set. Accordingly, clear EXF0 flag with the **SNZ0** instruction when the bit 0 (V10) of register V1 to "0". In this time, set the **NOP** instruction after the **SNZ0** instruction, for the case when a skip is performed with the **SNZ0** instruction.

#### (4) Interrupt control register I2

Table 2.3.4 shows the interrupt control register I2.

Set the contents of this register through register A with the TI2A instruction.

In addition, the TAI2 instruction can be used to transfer the contents of register I2 to register A.

Table	2.3.4	Interrupt	control	register	12
-------	-------	-----------	---------	----------	----

I	nterrupt control register I2	at res	et:00002	at RAM back-up : state retained	R/W
100 INITA nin innut control hit (Note 2)		0	INT1 pin in	put disabled	
123	INT1 pin input control bit (Note 2)	te 2)       0       INT1 pin input disabled         1       INT1 pin input enabled         NT1 t       0       Falling waveform/"L" level ("L" level is recogn the SNZI1 instruction)         1       Rising waveform/"H" level ("H" level is recogn the SNZI1 instruction)         rcuit       0       One-sided edge detected         1       Both edges detected         start       0       Timer 3 count start synchronous circuit not s			
	Interrupt valid waveform for INT4	0	Falling wav	eform/"L" level ("L" level is recogn	ized with
122	Interrupt valid waveform for INT1	0	the SNZI1	instruction)	
122	pin/return level selection bit	4	Rising wave	eform/"H" level ("H" level is recogn	ized with
	(Note 2)	1	the SNZI1	instruction)	
121	INT1 pin edge detection circuit	0	One-sided	edge detected	
121	control bit	Note 2) $ \begin{array}{c} 0 & \text{INT1 pi} \\ 1 & \text{INT1 pi} \\ 0 & \text{Falling} \\ \text{the SN} \\ 1 & \text{Rising} \\ \text{the SN} \\ 1 & \text{Rising} \\ \text{the SN} \\ 1 & \text{Both ed} \\ 1 & \text{Both ed} \\ 1 & \text{Solution} \\ 1 & $	Both edges	detected	
120	INT1 pin Timer 3 count start	0	Timer 3 co	unt start synchronous circuit not se	lected
120	synchronous circuit selection bit	1	Timer 3 co	unt start synchronous circuit select	ed

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: When the contents of I22 and I23 are changed, the external interrupt request flag EXF1 may be set. Accordingly, clear EXF1 flag with the SNZ1 instruction when the bit 1 (V11) of register V1 to "0". In this time, set the NOP instruction after the SNZ1 instruction, for the case when a skip is performed with the SNZ1 instruction.

# 查询"M34519M8-XXXFP"供应商

#### (5) Timer control register PA

Table 2.3.5 shows the timer control register PA. Set the contents of this register through register A with the **TPAA** instruction.

#### Table 2.3.5 Timer control register PA

Timer control register PA a		at re	eset:02	at RAM back-up : state retained	W
PAo	Prescaler control bit	0	Stop (state	initialized)	
F AU	Prescaler control bit	1	Operating		

Note: "W" represents write enabled.

#### (6) Timer control register W1

Table 2.3.6 shows the timer control register W1. Set the contents of this register through register A with the **TW1A** instruction. In addition, the **TAW1** instruction can be used to transfer the contents of register W1 to register A.

#### Table 2.3.6 Timer control register W1

Timer control register W1		at rese		et:00002	at RAM back-up : state retained	R/W
W13	Timer 1 count auto-stop circuit		0	Timer 1 cou	unt auto-stop circuit not selected	
VV 13	control bit (Note 2)		1	Timer 1 count auto-stop circuit selected		
W12			0	Stop (state retained)		
VVIZ	Timer 1 control bit		1	Operating		
		W <b>1</b> 1	W10		Count source	
W11	<b>T</b>	0	0	Instruction of	clock (INSTCK)	
	Timer 1 count source selection	0	1	Prescaler o	Prescaler output (ORCLK)	
W10	bits	1	0	XIN input		
		1	1	CNTR0 inpu	ut	

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: This function is valid only when the timer 1 count start synchronous circuit is selected (I10="1").

#### (7) Timer control register W2

Table 2.3.7 shows the timer control register W2. Set the contents of this register through register A with the **TW2A** instruction. In addition, the **TAW2** instruction can be used to transfer the contents of register W2 to register A.

#### Table 2.3.7 Timer control register W2

Timer control register W2		at rese		et: 00002 at RAM back-up: state retained	R/W	
			0	Timer 1 underflow signal divided by 2 output		
VVZ3	W23 CNTR0 output selection bit		1	Timer 2 underflow signal divided by 2 output		
			0	Stop (state retained)		
VVZ2	W22 Timer 2 control bit	1		Operating		
		W21	W20	Count source		
W21	Timer 2 count source selection	0	0	System clock (STCK)		
	bits	0 1		Prescaler output (ORCLK)		
W20		1	0	Timer 1 underflow signal (T1UDF)		
		1	1	PWM signal (PWMOUT)		

Note: "R" represents read enabled, and "W" represents write enabled.



## 查询"M34519M8-XXXFP"供应商

#### (8) Timer control register W3

Table 2.3.8 shows the timer control register W3. Set the contents of this register through register A with the **TW3A** instruction. In addition, the **TAW3** instruction can be used to transfer the contents of register W3 to register A.

Table 2	2.3.8	Timer	control	register	W3
---------	-------	-------	---------	----------	----

Timer control register W3		at rese		et: 00002 at RAM back-up: state retained	R/W	
W33	Timer 3 count auto-stop circuit		0	Timer 3 count auto-stop circuit not selected		
VV 33	control bit (Note 2)		1	Timer 3 count auto-stop circuit selected		
W32			0	Stop (state retained)		
VV 32	W32 Timer 3 control bit		1	Operating	ating	
		W31	W30	Count source		
W31	Timer 3 count source selection	0	0	PWM signal (PWMOUT)		
	bits	0	1	Prescaler output (ORCLK)		
W30		1	0	Timer 2 underflow signal (T2UDF)		
		1	1	CNTR1 input		

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: This function is valid only when the timer 3 count start synchronous circuit is selected (I20="1").

#### (9) Timer control register W4

Table 2.3.9 shows the timer control register W4.

Set the contents of this register through register A with the TW4A instruction.

In addition, the TAW4 instruction can be used to transfer the contents of register W4 to register A.

#### Table 2.3.9 Timer control register W4

Timer control register W4		at reset : 00002		at RAM back-up:00002	R/W	
W43	D7/CNTR1 pin function selection	0	D7 (I/O) / C	NTR1 (input)		
VV43	bit	1 CNTR1 (I/O		)) / D7 (input)		
W42	PWM signal "H" interval	0	PWM signal "H" interval expansion function invalid			
VV42	expansion function control bit	1	I "H" interval expansion function va	alid		
W41	Times 4 control bit	0	Stop (state	retained)		
VV41	Timer 4 control bit	1	Operating			
W40	Timer 4 count source selection	0	XIN input			
vv40	bit	1	Prescaler o	utput (ORCLK) divided by 2		

Note: "R" represents read enabled, and "W" represents write enabled.



#### (10) Timer control register W5

Table 2.3.10 shows the timer control register W5. Set the contents of this register through register A with the **TW5A** instruction. In addition, the **TAW5** instruction can be used to transfer the contents of register W5 to register A.

#### Table 2.3.10 Timer control register W5

Timer control register W5		at rese		et:00002	at RAM back-up : state retained	R/W	
W53	Not used	0		This bit has no function, but read/write is enabled.			
W52	Period measurement circuit		0	Stop	Stop		
0032	control bit		1	Operating			
		W51	W50		Count source		
W51		0	0	On-chip oso	cillator (f(RING/16))		
	Signal for period measurement	0	1	CNTR ₀ pin	input		
W50	selection bits	1	0	INT0 pin in	put		
**00		1	1	Not availab	le		

Note: "R" represents read enabled, and "W" represents write enabled.

#### (11) Timer control register W6

Table 2.3.11 shows the timer control register W6. Set the contents of this register through register A with the **TW6A** instruction. In addition, the **TAW6** instruction can be used to transfer the contents of register W6 to register A.

#### Table 2.3.11 Timer control register W6

-	Timer control register W6		et:00002	at RAM back-up : state retained	R/W	
W63	CNTR1 pin input count edge	0	Falling edg	e		
VV03	selection bit	1 Rising edge		3		
W62	CNTR0 pin input count edge	0 Falling edg		e		
VV02	selection bit	1	Rising edge			
W61	CNTR1 output auto-control circuit	0	CNTR1 output auto-control circuit not selected			
0001	selection bit	1 CNTR1 out		tput auto-control circuit selected		
W60	D6/CNTR0 pin function selection		D6(I/O)/CNTR0 input			
VV60	bit	1	CNTR0 inp	ut/output/D6 (input)		

Note: "R" represents read enabled, and "W" represents write enabled.



#### 2.3.3 Timer application examples

#### (1) Timer operation: measurement of constant period

The constant period by the setting timer count value can be measured.


**Outline:** The constant period by the timer 1 underflow signal can be measured. **Specifications:** Timer 1 and prescaler divide the system clock frequency f(XIN) = 4.0 MHz, and the timer 1 interrupt occurs every 3 ms.

Figure 2.3.4 shows the setting example of the constant period measurement.

#### (2) CNTR0 output operation: buzzer output

**Outline:** Square wave output from timer 2 can be used for buzzer output. **Specifications:** 4 kHz square wave is output from the CNTR0 pin at system clock frequency f(XIN) = 4.0 MHz. Also, timer 2 interrupt occurs simultaneously.

Figure 2.3.1 shows the peripheral circuit example, and Figure 2.3.5 shows the setting example of CNTR0 output.



## Fig. 2.3.1 Peripheral circuit example

#### (3) CNTR0 input operation: event count

**Outline:** Count operation can be performed by using the signal (rising waveform) input from CNTR0 pin as the event.

**Specifications:** The low-frequency pulse from external as the timer 1 count source is input to CNTR0 pin, and the timer 1 interrupt occurs every 100 counts.

Figure 2.3.6 shows the setting example of CNTR0 input.



#### (4) Timer operation: timer start by external input

**Outline:** The constant period can be measured by external input. **Specifications:** Timer 3 operates by INT1 input as a trigger and an interrupt occurs after 1 ms.

Figure 2.3.7 shows the setting example of timer start.

#### (5) CNTR1 output control: PWM output control

Outline: The PWM output from CNTR1 pin can be performed by timer 4.

**Specifications:** Timer 4 divides the main clock frequency f(XIN) = 4.0 MHz and the waveform, which "H" period is 0.875 µs of the 1.875 µs PWM periods, is output from CNTR1 pin.

Figure 2.3.2 shows the timer 4 operation and Figure 2.3.8 shows the setting example of PWM output control.




Fig. 2.3.2 Timer 4 operation

#### (6) Period measurement

Outline: The period of the followings can be measured by timer 1.

- on-chip oscillator divided by 16
- CNTR0 pin input
- INT0 pin input
- **Specifications:** Timer 1 count is performed during one period from the rise of a CNTR0 input to the next rise.

Timer 1 count source is XIN input.

Figure 2.3.9 and Figure 2.3.10 show the setting example of period measurement of a CNTR0 pin input.

#### (7) Pulse width measurement

Outline: "H" pulse width or "L" pulse width of INT0 pin input can be measured by Timer 1. Specifications: Timer 1 count is performed during "H" pulse input from the rise of an INT0 input to the next rise.

Timer 1 count source is XIN input.

Figure 2.3.11 and Figure 2.3.12 show the setting example of pulse width measurement of an INT0 pin input.

#### (8) Watchdog timer

Watchdog timer provides a method to reset the system when a program run-away occurs. Accordingly, when the watchdog timer function is set to be valid, execute the **WRST** instruction at a certain period which consists of 16-bit timers' 65534 counts or less (execute **WRST** instruction at less than 65534 machine cycles).

Outline: Execute the WRST instruction in 16-bit timer's 65534 counts at the normal operation. If a program runs incorrectly, the WRST instruction is not executed and system reset occurs.
 Specifications: System clock frequency f(XIN) = 4.0 MHz is used, and program run-away is detected by executing the WRST instruction in 49 ms.

Figure 2.3.3 shows the watchdog timer function, and Figure 2.3.13 shows the example of watchdog timer.





Fig. 2.3.3 Watchdog timer function



2.3 Timers




# 查询"M34519M8-XXXFP"供应商

D Disable Interrupts Timer 2 interrupt is temporarily disal	bled.	
Interrupt enable flag I	NTE 0 b3 b0	All interrupts disabled [DI]
Interrupt control registe		] b3: Timer 2 interrupt occurrence disabled [TV1A]
	$\checkmark$	
Stop Timer and Prescaler Operation Timer 2 and prescaler are temporari	ly stopped.	[TW2A]
Timer 2 count source and CNTR0 o Timer control register	b3b0	<ul> <li>b3: Timer 2 underflow signal divided by 2 selected for CNTR0 output</li> <li>b2: Timer 2 stop</li> </ul>
, i i i i i i i i i i i i i i i i i i i		b1, b0: Prescaler output (ORCLK) selected for Timer 2 count source
Timer control registe	r PA 🚺	Prescaler stop [TPAA]
	↓	
Set CNTR0 Output The output structure of the CNTR0	pin is set to N-channel	l open-drain output.
Port output structure control register	FR2 b3 b0 X 0 X X b3 b0	b2: N-channel open-drain output selected [TFR2A]
Timer control register		] b0: CNTR0 output port set [TW6A]
	$\downarrow$	
Set Timer Value and Prescaler Valu		
Timer 2 and prescaler count times a Timer 2 reload registe	r R2 "2916"	Timer count value 41 set [T2AB]
Prescaler reload register		Prescaler count value 3 set [TPSAB]
	$\downarrow$	
Clear Interrupt Request Timer 2 interrupt activated condition	is cleared.	
Timer 2 interrupt request flag		Timer 2 interrupt activated condition cleared [SNZT2]
Start Timer Operation and Prescaler Timer 2 and prescaler temporarily start	topped are restarted.	_
Timer control register	r W2 1 1 0 1 b0	b2: Timer 2 operation start [TW2A]
Timer control registe		Prescaler start [TPAA]
	$\downarrow$	
Enable Interrupts The Timer 2 interrupt which is temp	orarily disabled is enal	bled.
Interrupt control registe	b3 b0	
Interrupt control registe		All interrupts enabled [EI]
	↓	
	Buzzer outpu	ut start
	j	
	•	
Stop CNTR0 Output CNTR0 I/O port is set to CNTR0 inp	but port and is set to b b3 b0	be high-impedance state.
Regist Port D6 output	ter Y 0 1 1 0 latch 1	Specify bit position of port D [TYA] Set to input [SD]
Timer control register	w6 x x x 0	b0: Set to CNTR0 input port [TW6A]
A: The prescaler count value and time	r 2 count value to mak	e the underflow occur every 125 $\mu$ s are set as follows
	<u>+1) X (41 +1)</u>	
System clock Instruction Pres	sclaer Timer 2 count va nt value	alue
"X": it can be "0" or "1." "[]": instruction		
3.5 CNTR0 output setting exa	ample	

F

2.3 Timers



#### Fig. 2.3.6 CNTR0 input setting example

However, specify the pulse width input to CNTR0 pin, CNTR1 pin. Refer to section "**3.1 Electrical characteristics**" for the timer external input period condition.

## APPLICATION

2.3 Timers

# 查询"M34519M8-XXXFP"供应商

	Timer 3 interrupt and external interrupt ar Interrupt enable flag INTE	0	All interrupts disabled [DI]
	Interrupt control register V1	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	b1: External 1 interrupt occurrence disabled [TV1/
$\subseteq$	Interrupt control register V2		b0: Timer 3 interrupt occurrence disabled [TV2A]
	Initialize Valid Waveform	$\checkmark$	[TI2A]
	INITIALIZE VALID WAVEFORM		b3: INT1 pin input disabled
	Interrupt control register I2	b3 b0 0 1 0 0	b2: Rising waveform b1: One-sided edge detected
			b0: Timer 3 count start synchronous circuit not selecte
_		$\downarrow$	
3	Stop Timer 3 and Prescaler Operation Timer 3 and prescaler are temporarily sto	oped.	[TW3A]
-	Timer 3 count source is selected.		b3: Timer 3 count auto-stop circuit not selected
	Timer control register W3	b3 b0 0 0 0 1	b2: Timer 3 stop b1, b0: Prescaler output (ORCLK) selected for
	Timer control register PA		Timer 3 count source Prescaler stop [ <b>TPAA</b> ]
	Set Port	•	
ļ	INT1 pin is set to input.	b3 b0	
	Port P31 output latch		Set to input [OP3A]
		I	
(5)	Set Timer Value and Prescaler Value	•	
	Timer 3 and prescaler count times are se		
	Timer 3 reload register R3 Prescaler reload register RPS	"5216" "0F16"	Timer count value 82 set [ <b>T3AB</b> ] Prescaler count value 15 set [ <b>TPSAB</b> ]
$\sim$	-	$\downarrow$	· · ·
	Clear Interrupt Request		
-	Timer 3 interrupt activated condition is cle Timer 3 interrupt request flag T3F	ared.	Timer 3 interrupt activated condition cleared [SNZT3]
			······································
No	te when the interrupt request is cleared	d ↓	1
Wh ins	ert the NOP instruction after the SNZT3 in Set INT1 Input	the next instruct	ion according to the interrupt request flag T3F,
Wh ins	nen © is executed, considering the skip of ert the NOP instruction after the SNZT3 in Set INT1 Input INT1 pin input is set to be valid.	the next instruct instruct.	b3: INT1 pin input enabled [ <b>TI2A</b> ]
Wh ins	nen (6) is executed, considering the skip of ert the <b>NOP</b> instruction after the <b>SNZT3</b> in Set INT1 Input	the next instruct instruct.	/
Wh ins	nen © is executed, considering the skip of ert the NOP instruction after the SNZT3 i Set INT1 Input INT1 pin input is set to be valid. Interrupt control register I2	the next instruct instruction. $\downarrow$ $\begin{array}{c c} b3 & b0 \\ \hline 1 & 1 & 0 & 1 \\ \hline \\ \hline \end{array}$	b3: INT1 pin input enabled [ <b>TI2A</b> ]
Wh ins	nen © is executed, considering the skip of ert the NOP instruction after the SNZT3 i Set INT1 Input INT1 pin input is set to be valid. Interrupt control register I2 Start Timer Operation and Prescaler Oper Timer 3 and prescaler temporarily stopped	the next instruct instruction. $\downarrow$ 1 1 0 1 $\downarrow$ ation d are restarted.	b3: INT1 pin input enabled [TI2A] b0: Timer 3 count start synchronous circuit selected [TW3A]
Wh ins	nen © is executed, considering the skip of ert the NOP instruction after the SNZT3 i Set INT1 Input INT1 pin input is set to be valid. Interrupt control register I2 Start Timer Operation and Prescaler Oper	the next instruct instruction. $\downarrow$ 1 1 1 1 1 1 1 1	b3: INT1 pin input enabled [TI2A] b0: Timer 3 count start synchronous circuit selected
Wh ins	nen © is executed, considering the skip of ert the NOP instruction after the SNZT3 in Set INT1 Input INT1 pin input is set to be valid. Interrupt control register I2 Start Timer Operation and Prescaler Oper Timer 3 and prescaler temporarily stopped Timer 3 count auto-stop circuit is selected. Timer control register W3	the next instruct b3 $b0$ $1$ $1$ $0$ $1b0$ $1$ $1$ $0$ $1b0$ $1$ $1b0$	b3: INT1 pin input enabled [ <b>TI2A</b> ] b0: Timer 3 count start synchronous circuit selected [ <b>TW3A</b> ] b3: Timer 3 count auto-stop circuit selected b2: Timer 3 operation start
Wh ins	nen © is executed, considering the skip of ert the NOP instruction after the SNZT3 i Set INT1 Input INT1 pin input is set to be valid. Interrupt control register I2 Start Timer Operation and Prescaler Oper Timer 3 and prescaler temporarily stopped Timer 3 count auto-stop circuit is selected.	the next instruct instruction. $\downarrow$ 1 1 0 1 $\downarrow$ ation d are restarted. b3 b0 1 1 0 1 b3 b0 1 1 0 1 b0 b1 1 0 1 b0	b3: INT1 pin input enabled [TI2A] b0: Timer 3 count start synchronous circuit selected [TW3A] b3: Timer 3 count auto-stop circuit selected
Whins	nen © is executed, considering the skip of ert the NOP instruction after the SNZT3 in Set INT1 Input INT1 pin input is set to be valid. Interrupt control register I2 Start Timer Operation and Prescaler Oper Timer 3 and prescaler temporarily stopped Timer 3 count auto-stop circuit is selected. Timer control register W3 Timer control register PA Enable Interrupts	the next instruct instruction. $\downarrow$ $\downarrow$ $\downarrow$ $\downarrow$ $\downarrow$ $\downarrow$ $\downarrow$ $\downarrow$	b3: INT1 pin input enabled [TI2A] b0: Timer 3 count start synchronous circuit selected [TW3A] b3: Timer 3 count auto-stop circuit selected b2: Timer 3 operation start Prescaler start [TPAA]
Whins	nen © is executed, considering the skip of ert the NOP instruction after the SNZT3 in Set INT1 Input INT1 pin input is set to be valid. Interrupt control register I2 Start Timer Operation and Prescaler Oper Timer 3 and prescaler temporarily stopped Timer 3 count auto-stop circuit is selected. Timer control register W3 Timer control register PA	the next instruct instruction. $\downarrow$ $\downarrow$ $\downarrow$ $\downarrow$ $\downarrow$ $\downarrow$ $\downarrow$ $\downarrow$	b3: INT1 pin input enabled [TI2A] b0: Timer 3 count start synchronous circuit selected [TW3A] b3: Timer 3 count auto-stop circuit selected b2: Timer 3 operation start Prescaler start [TPAA]
Whins	nen © is executed, considering the skip of ert the NOP instruction after the SNZT3 in Set INT1 Input INT1 pin input is set to be valid. Interrupt control register I2 Start Timer Operation and Prescaler Oper Timer 3 and prescaler temporarily stopped Timer 3 count auto-stop circuit is selected. Timer control register W3 Timer control register PA Enable Interrupts	the next instruct instruction. $\downarrow$ $\downarrow$ $\downarrow$ $\downarrow$ $\downarrow$ $\downarrow$ $\downarrow$ $\downarrow$	b3: INT1 pin input enabled [TI2A] b0: Timer 3 count start synchronous circuit selected [TW3A] b3: Timer 3 count auto-stop circuit selected b2: Timer 3 operation start Prescaler start [TPAA]
Whins (7) (8) (8) (9) (9)	nen © is executed, considering the skip of ert the NOP instruction after the SNZT3 in Set INT1 Input INT1 pin input is set to be valid. Interrupt control register I2 Start Timer Operation and Prescaler Oper Timer 3 and prescaler temporarily stopped Timer 3 count auto-stop circuit is selected. Timer control register W3 Timer control register PA Enable Interrupts The Timer 3 interrupt which is temporarily Interrupt control register V2 Interrupt enable flag INTE	the next instruct instruction. $\downarrow$ $\downarrow$ $\downarrow$ $\downarrow$ $\downarrow$ $\downarrow$ $\downarrow$ $\downarrow$	b3: INT1 pin input enabled [ <b>TI2A</b> ] b0: Timer 3 count start synchronous circuit selected [ <b>TW3A</b> ] b3: Timer 3 count auto-stop circuit selected b2: Timer 3 operation start Prescaler start [ <b>TPAA</b> ] led. b0: Timer 3 interrupt occurrence enabled [ <b>TV2A</b> ] All interrupts enabled [ <b>EI</b> ]
Wh ins	nen © is executed, considering the skip of ert the NOP instruction after the SNZT3 in Set INT1 Input INT1 pin input is set to be valid. Interrupt control register I2 Start Timer Operation and Prescaler Oper Timer 3 and prescaler temporarily stopped Timer 3 count auto-stop circuit is selected. Timer control register W3 Timer control register PA Enable Interrupts The Timer 3 interrupt which is temporarily Interrupt control register V2 Interrupt enable flag INTE Ready for timer	the next instruct instruction. $\downarrow$ $\downarrow$ $\downarrow$ $\downarrow$ $\downarrow$ $\downarrow$ $\downarrow$ $\downarrow$	b3: INT1 pin input enabled [TI2A] b0: Timer 3 count start synchronous circuit selected [TW3A] b3: Timer 3 count auto-stop circuit selected b2: Timer 3 operation start Prescaler start [TPAA] led. b0: Timer 3 interrupt occurrence enabled [TV2A] All interrupts enabled [EI] rnal input completed
Whins (7) (8) (9) (9) (9) (9) (9) (9) (9) (9) (9) (9	nen © is executed, considering the skip of ert the NOP instruction after the SNZT3 in Set INT1 Input INT1 pin input is set to be valid. Interrupt control register I2 Start Timer Operation and Prescaler Oper Timer 3 and prescaler temporarily stopped Timer 3 count auto-stop circuit is selected. Timer control register W3 Timer control register PA Enable Interrupts The Timer 3 interrupt which is temporarily Interrupt control register V2 Interrupt enable flag INTE Ready for timer	the next instruct instruction. $\downarrow$ $\downarrow$ $\downarrow$ $\downarrow$ $\downarrow$ $\downarrow$ $\downarrow$ $\downarrow$	b3: INT1 pin input enabled [ <b>TI2A</b> ] b0: Timer 3 count start synchronous circuit selected [ <b>TW3A</b> ] b3: Timer 3 count auto-stop circuit selected b2: Timer 3 operation start Prescaler start [ <b>TPAA</b> ] led. b0: Timer 3 interrupt occurrence enabled [ <b>TV2A</b> ] All interrupts enabled [ <b>EI</b> ]
Whins	nen © is executed, considering the skip of ert the NOP instruction after the SNZT3 in Set INT1 Input INT1 pin input is set to be valid. Interrupt control register I2 Start Timer Operation and Prescaler Oper Timer 3 and prescaler temporarily stopped Timer 3 count auto-stop circuit is selected. Timer control register W3 Timer control register PA Enable Interrupts The Timer 3 interrupt which is temporarily Interrupt control register V2 Interrupt enable flag INTE Ready for timer	the next instruct instruction. $\downarrow$ $\downarrow$ $\downarrow$ $\downarrow$ $\downarrow$ $\downarrow$ $\downarrow$ $\downarrow$	b3: INT1 pin input enabled [TI2A] b0: Timer 3 count start synchronous circuit selected [TW3A] b3: Timer 3 count auto-stop circuit selected b2: Timer 3 operation start Prescaler start [TPAA] led. b0: Timer 3 interrupt occurrence enabled [TV2A] All interrupts enabled [EI] rnal input completed se the interrupt occur every 1 ms are set as follows

2.3 Timers

Timer 4 interrupt is temporarily disabled. Interrupt enable flag INTE	0	All interrupts disabled [DI]
Interrupt control register V2	b3 b0	b1: Timer 4 interrupt occurrence disabled
		[TV2A]
	$\downarrow$	
Stop Timer Operation		
Timer 4 is temporarily stopped. Timer 4 count source is selected.		[TW4A]
PWM signal "H" interval expansion function	control is set	b2: PWM signal "H" interval expansion function vali
	b3 b0	b1: Timer 4 stop
Timer control register W4	0 1 0 0	b0: XIN selected for Timer 4 count source
	$\downarrow$	
B Set Port		
PWM signal output from CNTR1 pin is set	b3 b0	
Timer control register W6	X X 0 X	b1: CNTR1 output auto-control circuit not selected [TW6A
	b3 b0	
Register Y	0 0 1 1	Specify bit position of port D [ <b>TYA</b> ] Set to "L" output [ <b>RD</b> ]
Port D7 output latch	0 b3 b0	
Port output structure control register FR2		b3: Port D7 CMOS output selected [TFR2A]
	$\downarrow$	
Set Timer Value		
Timer 4 count time is set.	" <b>03</b> 4e"	Timor count value 2 set [TAAP]
5	"0316" "0216"	Timer count value 3 set [T4AB] Timer count value 2 set [T4HAB]
	· · ·	
	$\downarrow$	
Start Timer Operation		
Timer 4 temporarily stopped is restarted. CNTR1 output control is set to be valid.	b3 b0	[ <b>TW4A</b> ] b3: CNTR1 output valid
Timer control register W4		b1: Timer 4 operation start
		·
Set Interrupts (Note 1)	•	
Interrupts except Timer 4 interrupt is enable	ed.	[EI]
	$\downarrow$	
P	WM output s	started
	•	



# 查询"M34519M8-XXXFP"供应商

<ul> <li>Disable Interrupts</li> <li>Timer 1 interrupt is temporarily disabled.</li> </ul>		
Interrupt enable flag INTE	0 b3 b0	All interrupts disabled [DI]
Interrupt control register V1	X 0 X X	b2: Timer 1 interrupt occurrence disabled [TV1A]
	$\downarrow$	
<ul> <li>Stop Timer Operation</li> <li>Timer 1 interrupt is temporarily disabled.</li> </ul>		J
Timer 1 count time is set.	b2 b0	[ <b>TW1A</b> ] b2: Timer 1 stop
Timer control register W1	b3 b0 0 0 1 0	b1, b0: XIN input for Timer 1 count source
	$\downarrow$	
③ Select Period Measurement signal CNTR I/O port is set as a CNTR input po CNTR0 pin input is selected as the period	measurement sig	gnal.
Register Y Port D6 output latch	b3 b0 0 0 1 1 1	Specify bit position of port D [ <b>TYA</b> ] Set to "H" input [ <b>SD</b> ]
Port output structure control register FR2	b3 b0 X X	[ <b>TFR2A</b> ] b2: Port D6 N-channel open-drain output selected
Timer control register W6	b3 b0 X 1 X 0	[ <b>TW6A</b> ] b2: Select rising edge b0: Set CNTR0 input port
Timer control register W5	b3 b0 X 0 0 1	[ <b>TW5A</b> ] b2: Period measurement circuit stop b1, b0: CNTR0 pin input for period measurement signal
( No select Timer 1 Count Start Synchronou)		
Timer 1 count start synchronous circuit is	set to be "not se	lected". [ <b>TI1A</b> ]
Interrupt control register I1	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	b0: Timer 1 count start synchronous circuit not selected
	$\downarrow$	
( Set Timer Value Timer 1 count time is set.		
Timer 1 reload register R1	"FF16"	Timer count value 255 set [T1AB]
	$\downarrow$	
© Clear Interrupt Request Timer 1 interrupt activated condition is cle	ared.	) )
Timer 1 interrupt request flag T1F	0	Timer 1 interrupt activated condition cleared [SNZT1]
	$\downarrow$	
Note when the inter When (6) is executed according to the inter insert the NOP insta	d, considering the errupt request flag	e skip of the next instruction g T1F,
© Start Period Measurement Circuit	◆	
The period measurement circuit operation		
Timer control register W5	b3 b0 X 1 0 1	b2: period measurement circuit operating [TW5A]
	$\downarrow$	
Start Timer Operation Timer 1 temporarily stopped is restarted.		
Timer control register W1	b3 b0	b2: Timer 1 operation start [TW1A]
Inable Interrupts	•	
The Timer 1 interrupt which is temporarily		led.
Interrupt control register V1 Interrupt enable flag INTE	b3 b0 X 1 X X 1	b1: Timer 1 interrupt occurrence enabled [TV1A] All interrupts enabled [EI]
	+	
<b>Timer 1 count started, s</b> "X": it can be "0" or "1." "[]": instruction	ynchronizing	with a fall of CNTR0 pin input
J. 2.3.9 Period measurement of CNTR	0 pin input s	etting example (1)
	- F	······································




Fig. 2.3.10 Period measurement of CNTR0 pin input setting example (2)



# 查询"M34519M8-XXXFP"供应商

① Disable Interrupts Timer 1 interrupt and External 0 interrupt are temporarily disabled.
Interrupt enable flag INTE 0 All interrupts disabled [DI]
Interrupt control register V1 X 0 X 0 b2, b0: Timer 1 interrupt and External 0 interrupt occurrence disabled [TV1A]
↓ ( ② Stop Timer Operation
Timer 1 interrupt is temporarily disabled. Timer 1 count source is set. [TW1A] <u>b3</u> <u>b0</u> b2: Timer 1 stop
Timer control register W1 0010 b1, b0: XIN input for Timer 1 count source
③ Select Period Measurement signal
P30/INT0 pin is set as an input port. INT0 pin input is enabled and both edges detection are set. INT0 pin input is selected for period measurement signal.
Port P30 output latch $\begin{bmatrix} b_3 & b_0 \\ X & X & X \end{bmatrix}$ Set to input [ <b>OP3A</b> ] b3 b0 [ <b>TI1A</b> ]
Interrupt control register I1 Interrupt control register I1
Timer control register W5 × 0 1 0 b1, b0: INT0 pin input for period measurement signal
④ Clear Interrupt Request (execute this after executing at least one instruction from ③ is executed.)
External 0 interrupt request flag EXF0 0 External 0 interrupt activated condition is cleared.
Note when the interrupt request is cleared         When ④ is executed, considering the skip of the next instruction according to the interrupt request flag EXF0, insert the NOP instruction after the SNZ0 instruction.         ⑤ Set Timer Value
Timer 1 count time is set. Timer 1 reload register R1 "FF16" Timer count value 255 set [T1AB]
Clear Interrupt Request     Timer 1 interrupt activated condition is cleared.     Timer 1 interrupt request flag T1F     Timer 1 interrupt activated condition cleared [SNZT1]     Timer 1 interrupt activated condition cleared [SNZT1]
Note when the interrupt request is cleared When (6) is executed, considering the skip of the next instruction according to the interrupt request flag T1F, insert the NOP instruction after the SNZT1 instruction.
Check Input level of INTO Pin to Measure "H" Pulse Width Whether an input level of INTO pin is "L" is checked. [SNZI0]
If an input level of INTO pin is "L", the period measurement circuit operation is started. b3  b0
Timer control register W5 X 1 1 0 b2: period measurement circuit operating [TW5A]
♥      ③ Start Timer Operation     Timer 1 temporarily stopped is restarted.
Timer control register W1 0 1 1 0 b2: Timer 1 operation start [TW1A]
Interrupts The Timer 1 interrupt which is temporarily disabled is enabled.
Interrupt control register V1 Interrupt enable flag INTE
Timer 1 count started, synchronizing with a rise of INT0 pin input "X": it can be "0" or "1." "[]": instruction
ig. 2.3.11 Pulse width measurement of INT0 pin input setting example (1)





Fig. 2.3.12 Pulse width measurement of INT0 pin input setting example (2)



2.3 Timers

<ol> <li>Reset Flag</li> <li>Watchdog</li> </ol>	ag WDF1 g timer flag WDF1 is reset. 0	Watchdog timer flag WDF1 cleared. [WRST]
		Ļ
When ①	then the watchdog timer flag is cleared is executed, considering the skip of the NOP instruction after the WRST inst	e next instruction according to the watchdog timer flag WDF1,
•		$\downarrow$
-	Main	Routine Execution
		$\downarrow$
Interrupt ma	rupt service routine, do not clear watch ay be executed even if program run-aw	5 S
Interrupt ma	•	ndog timer flag WDF1.
Interrupt ma When going : : WRST	ay be executed even if program run-aw	ndog timer flag WDF1.
Interrupt ma When going : : WRST NOP DI	ay be executed even if program run-aw g to RAM back-up mode ; WDF flag cleared ; Interrupt disabled	ndog timer flag WDF1.
Interrupt ma When going : : WRST NOP DI EPOF	ay be executed even if program run-aw g to RAM back-up mode ; WDF flag cleared	ndog timer flag WDF1.
Interrupt ma When going : : WRST NOP DI EPOF ₽OF ↓	ay be executed even if program run-aw g to RAM back-up mode ; WDF flag cleared ; Interrupt disabled	ndog timer flag WDF1.





#### 2.3.4 Notes on use

#### (1) Prescaler

Stop counting and then execute the **TABPS** instruction to read from prescaler data. Stop counting and then execute the **TPSAB** instruction to set prescaler data.

#### (2) Count source

Stop timer 1, 2, 3, 4 or LC counting to change its count source.

#### (3) Reading the count values

Stop timer 1, 2, 3 or 4 counting and then execute the **TAB1**, **TAB2**, **TAB3** or **TAB4** instruction to read its data.

#### (4) Writing to the timer

Stop timer 1, 2, 3, 4 or LC counting and then execute the **T1AB**, **T2AB**, **T3AB**, **T4AB** or **TLCA** instruction to write its data.

#### (5) Writing to reload register R1, reload register R3 and reload register R4H

When writing data to reload register R1 while timer 1 is operating respectively, avoid a timing when timer 1 underflows.

When writing data to reload register R3 while timer 3 is operating respectively, avoid a timing when timer 3 underflows.

When writing data to reload register R4H while timer 4 is operating respectively, avoid a timing when timer 4 underflows.

#### (6) Timer 4

- At CNTR1 output vaild, if a timing of timer 4 underflow overlaps with a timing to stop timer 4, a hazard may be generated in a CNTR1 output waveform. Please review sufficiently.
- When "H" interval extension function of the PWM signal is set to be "valid", set "0116" or more to reload register R4H.

#### (7) Watchdog timer

- The watchdog timer function is valid after system is released from reset. When not using the watchdog timer function, stop the watchdog timer function and execute the **DWDT** instruction, the **WRST** instruction continuously, and clear the WEF flag to "0".
- The watchdog timer function is valid after system is returned from the RAM back-up state. When not using the watchdog timer function, stop the watchdog timer function and execute the **DWDT** instruction and the **WRST** instruction continuously every system is returned from the RAM back-up state.
- When the watchdog timer function and RAM back-up function are used at the same time, initialize the flag WDF1 with the **WRST** instruction before system enters into the RAM back-up state.

#### (8) Pulse width input to CNTR0 pin, CNTR1 pin

Refer to section "3.1 Electrical characteristics" for rating value of pulse width input to CNTR0 pin, CNTR1 pin.

#### (9) Period measurement circuit

- When a period measurement circuit is used, clear bit 0 of register 11 to "0", and set a timer 1 count start synchronous circuit to be "not selected".
- While a period measurement circuit is operating, the timer 1 interrupt request flag (T1F) is not set by the timer 1 underflow signal, it is the flag for detecting the completion of period measurement.
- When a period measurement circuit is used, select the sufficiently higher-speed frequency than the signal for measurement for the count source of a timer 1.

 When the signal for period measurement is D6/CNTR0 pin input, do not select D6/CNTR0 pin input as timer 1 count source.

(The XIN input is recommended as timer 1 count source at the time of period measurement circuit use.)

- •When the input of P30/INT0 pin is selected for measurement, set the bit 3 of a register I1 to "1", and set the input of INT0 pin to be enabled.
- Start timer operation immediately after operation of a period measurement circuit is started.
- Even when the edge for measurement is input by timer operation is started from the operation of period measurement circuit is started, timer 1 is not operated.
- When data is read from timer 1, stop the timer 1 and the period measurement circuit, and then execute the data read instruction. Depending on the state of timer 1, the timer 1 interrupt request flag (T1F) may be set to "1" when the period measurement circuit is stopped by clearing bit 2 of register W5 to "0". In order to avoid the occurrence of an unexpected interrupt, disable the timer 1 interrupt, and then, stop the period measurement circuit. Figure 2.3.14 shows the setting example to read measurement data of period measurement circuit.


# (10) Prescaler, timer 1, timer 2 and timer 3 count start time and count time when operation starts


Count starts from the first rising edge of the count source ② in Fig.2.3.15 after prescaler, timer 1, timer 2 and timer 3 operations start ① in Fig.2.3.15.


Time to first underflow ③ in Fig.2.3.15 is shorter (for up to 1 period of the count source) than time among next underflow ④ in Fig.2.3.15 by the timing to start the timer and count source operations after count starts.


# (11) Timer 4 count start time and count time when operation starts


Count starts from the rising edge @ in Fig.2.3.16 after the first falling edge of the count source, after timer 4 operation starts ① in Fig.2.3.16. Time to first underflow ③ in Fig.2.3.16 is different from time among next underflow ④in Fig.2.3.16 by the timing to start the timer and count source operations after count starts.















2.4 A/D converter

查询"M34519M8-XXXFP"供应商

# 2.4 A/D converter

The 4519 Group has an 8-channel A/D converter with the 10-bit successive comparison method.

This A/D converter can also be used as a comparator to compare analog voltages input from the analog input pin with preset values.

This section describes the related registers, application examples using the A/D converter and notes.

Figure 2.4.1 shows the A/D converter block diagram.




Fig. 2.4.1 A/D converter structure

#### 2.4.1 Related registers

#### (1) Interrupt control register V2

Table 2.4.1 shows the interrupt control register V2. Set the contents of this register through register A with the **TV2A** instruction. In addition, the **TAV2** instruction can be used to transfer the contents of register V2 to register A.

#### Table 2.4.1 Interrupt control register V2

In	Interrupt control register V2		et:00002	at RAM back-up:0000	)2 R/W
V23	Serial I/O interrupt enable bit	0 Interrupt dis		sabled (SNZSI instruction is	valid)
V Z 3	(Note 2)	1	Interrupt en	abled (SNZSI instruction is i	nvalid) (Note 2)
V22	A/D interrupt enable bit	0	Interrupt dis	sabled (SNZAD instruction is	valid)
V Z Z		1	Interrupt en	abled (SNZAD instruction is i	invalid) (Note 2)
V21			Interrupt dis	sabled (SNZT4 instruction is	valid)
V Z 1	Timer 4 interrupt enable bit	1	Interrupt en	abled (SNZT4 instruction is i	nvalid) (Note 2)
V20	Times O intermed an able bit	0	Interrupt dis	sabled (SNZT3 instruction is	valid)
v 20	Timer 3 interrupt enable bit	1	Interrupt en	abled (SNZT3 instruction is i	nvalid) (Note 2)

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: These instructions are equivalent to the NOP instruction.

3: When setting the A/D converter, V23, V21 and V20 are not used.

#### (2) A/D control register Q1

Table 2.4.2 shows the A/D control register Q1.

Set the contents of this register through register A with the TQ1A instruction.

In addition, the **TAQ1** instruction can be used to transfer the contents of register Q1 to register A.

#### Table 2.4.2 A/D control register Q1

	A/D control register Q1		at rese		00002	at RAM back-up : state retained	R/W
Q13	A/D operation mode control bit	0 A/D conversion					
			Q11	Q10		Analog input pins	
Q12	Q12	0	0	0	Ain0		
		0	0	1	AIN1		
		0	1	0	Ain2		
Q11	Analog input pin selection bits	0	1	1	Аімз		
	-	1	0	0	AIN4		
	Q10	1	0	1	Ain5		
Q10		1	1	0	Ain6		
			1	1	AIN7		

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: In order to select AIN7-AIN0, set register Q1 after setting regsiter Q2.



2.4 A/D converter

## 查询"M34519M8-XXXFP"供应商

#### (3) A/D control register Q2

Table 2.4.3 shows the A/D control register Q2. Set the contents of this register through register A with the **TQ2A** instruction. The contents of register Q2 is transferred to register A with the **TAQ2** instruction.

	A/D control register Q2		et:00002	at RAM back-up : state retained	R/W			
022	R22/Awa pip function coloction bit	0	P40, P41, F	P40, P41, P42, P43				
QZ3	Q23 P23/AIN3 pin function selection bit		Ain4, Ain5,	Ain4, Ain5, Ain6, Ain7				
Q22	P62/AIN2, P63/AIN3 pin function		P62, P63					
QZZ	selection bit	1 Ain2, Ain3						
Q21			P61					
QZ1	P61/AIN1 pin function selection bit	1	AIN1					
Q20	Dec/Auto ain function coloction bit	0	P60					
Q20	P60/AIN0 pin function selection bit	1	Aino					

#### Table 2.4.3 A/D control register Q2

Note: "R" represents read enabled, and "W" represents write enabled.

#### (4) A/D control register Q3

Table 2.4.4 shows the A/D control register Q3. Set the contents of this register through register A with the **TQ3A** instruction. The contents of register Q3 is transferred to register A with the **TAQ3** instruction.

Table 2.4.4 A/D control register Q3

	A/D control register Q3		rese	et:00002	at RAM back-up : state retained	R/W
Q33	Not used	0 1		This bit has no function, but read/write is enabled.		
Q32	A/D converter operation clock	0		Instruction clock (INSTCK)		
Q32	selection bit	1		On-chip oso	cillator (f(RING))	
		Q31 Q30			Division ratio	
Q31	A/D converter operation clock	0	0	Frequency	divided by 6	
	division ratio selection bits	0	1	Frequency	divided by 12	
Q30		1	0	Frequency	divided by 24	
		1	1	Frequency	divided by 48	

**Notes 1:** "R" represents read enabled, and "W" represents write enabled. **2:** In order to select AIN7–AIN4, set register Q1 after setting regsiter Q3.

#### 2.4.2 A/D converter application examples


#### (1) A/D conversion mode

**Outline:** Analog input signal from a sensor can be converted into digital values. **Specifications:** Analog voltage values from a sensor is converted into digital values by using a 10bit successive comparison method. Use the AINO pin for this analog input.

Figure 2.4.2 shows the A/D conversion mode setting example.

2.4 A/D converter

# 查询"M34519M8-XXXFP"供应商





#### 2.4.3 Notes on use

#### (1) Note when the A/D conversion starts again


When the A/D conversion starts again with the **ADST** instruction during A/D conversion, the previous input data is invalidated and the A/D conversion starts again.

#### (2) A/D converter-1

Each analog input pin is equipped with a capacitor which is used to compare the analog voltage. Accordingly, when the analog voltage is input from the circuit with high-impedance and, charge/ discharge noise is generated and the sufficient A/D accuracy may not be obtained. Therefore, reduce the impedance or, connect a capacitor (0.01  $\mu$ F to 1  $\mu$ F) to analog input pins.

Figure 2.4.3 shows the analog input external circuit example-1.

When the overvoltage applied to the A/D conversion circuit may occur, connect an external circuit in order to keep the voltage within the rated range as shown the Figure 2.4.4. In addition, test the application products sufficiently.






Fig. 2.4.4 Analog input external circuit example-2

#### Fig. 2.4.3 Analog input external circuit example-1


#### (3) Notes for the use of A/D conversion 2

Do not change the operating mode of the A/D converter by bit 3 of register Q1 during A/D conversion (A/D conversion mode and comparator mode).

#### (4) Notes for the use of A/D conversion 3

When the operating mode of the A/D converter is changed from the comparator mode to the A/D conversion mode with bit 3 of register Q1 in a program, be careful about the following notes.

- Clear bit 2 of register V2 to "0" to change the operating mode of the A/D converter from the comparator mode to the A/D conversion mode (refer to Figure 2.4.5⁽¹⁾).
- The A/D conversion completion flag (ADF) may be set when the operating mode of the A/D converter is changed from the comparator mode to the A/D conversion mode. Accordingly, set a value to bit 3 of register Q1, and execute the **SNZAD** instruction to clear the ADF flag to "0".





#### (5) A/D converter is used at the comparator mode

The analog input voltage is higher than the comparison voltage as a result of comparison, the contents of ADF flag retains "0," not set to "1."

In this case, the A/D interrupt does not occur even when the usage of the A/D interrupt is enabled. Accordingly, consider the time until the comparator operation is completed, and examine the state of ADF flag by software. The comparator operation is completed after 2 machine cycles + A/D conversion clock (ADCK) 1 clock.

#### (6) Analog input pins

When P40/AIN4–P43/AIN7, P60/AIN0–P63/AIN3 are set to pins for analog input, they cannot be used as I/O ports P4 and P6.

#### (7) TALA instruction

When the **TALA** instruction is executed, the low-order 2 bits of register AD is transferred to the highorder 2 bits of register A, and simultaneously, the low-order 2 bits of register A is "0."

#### (8) Recommended operating conditions when using A/D converter

As for the supply voltage when A/D converter is used and the recommended operating condition of the A/D convesion clock frequency, refer to the "3.1 Electrical characteristics".



# 2.5 Serial I/O

The 4519 Group has a clock-synchronous serial I/O which can be used to transmit and receive 8-bit data. This section describes serial I/O functions, related registers, application examples using serial I/O and notes.

#### 2.5.1 Serial I/O functions

Serial I/O consists of the serial I/O register SI, serial I/O control register J1, serial I/O transmit/receive completion flag SIOF and serial I/O counter.

A clock-synchronous serial I/O uses the shift clock generated by the clock control circuit as a synchronous clock. Accordingly, the data transmit and receive operations are synchronized with this shift clock.

In transmit operation, data is transmitted bit by bit from the SOUT pin synchronously with the falling edges of the shift clock.

In receive operation, data is received bit by bit from the SIN pin synchronously with the rising edges of the shift clock.

Note: 4519 Group only supports LSB-first transmit and receive.

#### Shift clock

When using the internal clock of 4519 Group as a synchronous clock, eight shift clock pulses are output from the SCK pin when a transfer operation is started. Also, when using some external clock as a synchronous clock, the clock that is input from the SCK pin is used as the shift clock.

#### ■ Data transfer rate (baudrate)

When using the internal clock, the data transfer rate can be determined by selecting the instruction clock divided by 2, 4 or 8.

When using an external clock, the clock frequency input to the SCK pin determines the data transfer rate.

Figure 2.5.1 shows the serial I/O block diagram.




Fig. 2.5.1 Serial I/O block diagram



#### 2.5.2 Related registers

#### (1) Serial I/O register SI

Serial I/O register SI is the 8-bit data transfer serial/parallel conversion register. Data can be set to register SI through registers A and B with the **TSIAB** instruction.

Also, the low-order 4 bits of register SI is transferred to register A, and the high-order 4 bits of register SI is transferred to register B with the **TABSI** instruction.

#### (2) Serial I/O transmit/receive completion flag (SIOF)

Serial I/O transmit/receive completion flag (SIOF) is set to "1" when serial data transmit or receive operation completes. The state of SIOF flag can be examined with the skip instruction (**SNZSI**).

#### (3) Interrupt control register V2

Table 2.5.1 shows the interrupt control register V2. Set the contents of this register through register A with the **TV2A** instruction. In addition, the **TAV2** instruction can be used to transfer the contents of register V2 to register A.

Interrupt control register V2		at reset : 00002		at RAM back-up:00002   R/W
V23	Timer 4, serial I/O interrupt	0	Interrupt dis	sabled (SNZSI instruction is valid)
V Z 3	enable bit	1	Interrupt en	abled (SNZSI instruction is invalid) (Note 2)
V22	A/D interrupt enable bit	0	Interrupt dis	sabled (SNZAD instruction is valid)
V <b>Z</b> 2		1	Interrupt en	abled (SNZAD instruction is invalid) (Note 2)
V21	V2. Timer 4 interrupt enchle hit		Interrupt dis	sabled (SNZT4 instruction is valid)
V ∠1	Timer 4 interrupt enable bit	1	Interrupt en	abled (SNZT4 instruction is invalid) (Note 2)
V20	Timor 2 interrunt enable hit	0	Interrupt dis	sabled (SNZT3 instruction is valid)
V Z0	Timer 3 interrupt enable bit	1	Interrupt en	abled (SNZT3 instruction is invalid) (Note 2)

#### Table 2.5.1 Interrupt control register V2

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: These instructions are equivalent to the NOP instruction.

3: When setting the serial I/O, V2₂, V2₁ and V2₀ are not used.

#### (4) Serial I/O mode register J1

Table 2.5.2 shows the serial I/O mode register J1. Set the contents of this register through register A with the **TJ1A** instruction. In addition, the **TAJ1** instruction can be used to transfer the contents of register J1 to register A.


#### Table 2.5.2 Serial I/O mode register J1

Serial I/O control register J1			res	et: 00002 at RAM back-up: state retained R/W		
		J1₃	<b>J1</b> 2	Synchronous clock		
<b>J1</b> ₃		0	0	Instruction clock (INSTCK) divided by 8		
	Serial I/O synchronous clock	0	1	Instruction clock (INSTCK) divided by 4		
<b>J1</b> 2	selection bits	1	0	nstruction clock (INSTCK) divided by 2		
		1	1	External clock (Sск input)		
	Serial I/O port function selection		J1o	Port function		
<b>J1</b> 1			0	P20, P21, P22 selected/Scк, Sout, Sin not selected		
	bits	0	1	Sck, Sout, P22 selected/P20, P21, SIN not selected		
J1o			0	Scк, P21, SIN selected/P20, Sout, P22 not selected		
			1	Sck, Sout, SIN selected/P20, P21, P22 not selected		
Note: "R" represents read enabled, and "W" represents write enabled.						


Rev.1.00 Aug 06, 2004 REJ09B0175-0100Z

#### 2.5.3 Operation description

Figure 2.5.2 shows the serial I/O connection example, Figure 2.5.3 shows the serial I/O register state, and Figure 2.5.4 shows the serial I/O transfer timing.



#### Fig. 2.5.2 Serial I/O connection example





2.5 Serial I/O

# 查询"M34519M8-XXXFP"供应商

Sout	M7' M0 M1 M2 M3 M4 M5 M6 M7
Sin	S7' S0 S1 S2 S3 S4 S5 S6 S7
SST instruction	Γ
Slave	
SST instruction	
Control signal	
SOUT	S7' X S0 X S1 X S2 X S3 X S4 X S5 X S6 X S7
Sin	M7' M0 M1 M2 M3 M4 M5 M6 M7
S₀–S⁊: Coi Rising of S Falling of S	ontents of master serial I/O register ntents of slave serial I/O register Sck: Serial input Sck: Serial output ontents of previous master, slave MSB

Fig. 2.5.4 Serial I/O transfer timing



The full duplex communication of master and slave is described using the connection example shown in Figure 2.5.2.

#### (1) Transmit/receive operation of master

- Set the transmit data to the serial I/O register SI with the **TSIAB** instruction.
   When the **TSIAB** instruction is executed, the contents of register A are transferred to the low-order 4 bits of register SI and the contents of register B are transferred to the high-order 4 bits of register SI.
- ⁽²⁾ Check whether the microcomputer on the slave side is ready to transmit/receive or not. In the connection example in Figure 2.5.2, check that the input level of control signal is "L" level.
- ③ Start serial transmit/receive with the SST instruction. When the SST instruction is executed, the serial I/O transmit/receive completion flag (SIOF) is cleared to "0."
- ④ The transmit data is output from the SOUT pin synchronously with the falling edges of the shift clock.
- ^⑤ The transmit data is output bit by bit beginning with the LSB of register SI. Each time one bit is output, the contents of register SI is shifted one bit position toward the LSB.
- [®] Also, the receive data is input from the SIN pin synchronously with the rising edges of the shift clock.
- $\ensuremath{\mathbb C}$  The receive data is input bit by bit to the MSB of register SI.
- Intervention of the serial I/O interrupt service routine; or the data is taken in after examining the completion of the transmit/receive operation with the SNZSI instruction without using an interrupt.
  - Also, the SIOF flag is cleared to "0" when an interrupt occurs or the SNZSI instruction is executed.
- Notes 1: Repeat steps 1 through 9 to transmit/receive multiple data in succession.
  - 2: For the program on the master side, start to transmit the next data at the next timing (control signal turns "L"). Do not start to transmit the next data during the previous data transfer (control signal = "L").



#### (2) Transmit/receive operation of slave

- ① Set the transmit data into the serial I/O register SI with the **TSIAB** instruction. When the **TSIAB** instruction is executed, the contents of register A are transferred to the loworder bits of register SI and the contents of register B are transferred to the high-order bits of register SI. At this time, the SCK pin must be at the "H" level.
- ② Start serial transmit/receive with the SST instruction. However, in Figure 2.5.2 where an external clock is selected, transmit/receive is not started until the clock is input. When the SST instruction is executed, the serial I/O transmit/receive completion flag (SIOF) is cleared to "0."
- ^③ The microcomputer on the master side is informed that the receiving side is ready to receive. In the connection example in Figure 2.5.2, the control signal "L" level is output.
- ④ The transmit data is output from the SOUT pin synchronously with the falling edges of the shift clock.
- ⑤ The transmit data is output bit by bit beginning with the LSB of register SI. Each time one bit is output, the contents of register SI are shifted to one bit position toward the LSB.
- 6 Also, the receive data is input from the SIN pin synchronously with the rising edges of the shift clock.
- The receive data is input bit by bit to the MSB of register SI.
- Read the receive data within the serial I/O interrupt service routine; or read the data after examining the completion of the transmit/receive operation with the SNZSI instruction without using an interrupt. Also, the SIOF flag is cleared to "0" when an interrupt occurs or the SNZSI instruction is executed.
- [®] Set the control signal pin level to "H" after the receive operation is completed.

Note: Repeat steps ① through ⑩ to transmit/receive multiple data in succession.

#### 2.5.4 Serial I/O application example

(1) Serial I/O

**Outline:** The 4519 Group can communicate with peripheral ICs. **Specifications:** Figure 2.5.2 Serial I/O connection example.

Figure 2.5.5 shows the setting example when a serial I/O interrupt of master side is not used, and Figure 2.5.6 shows the slave serial I/O setting example.



2.5 Serial I/O

# 查询"M34519M8-XXXFP"供应商

	1
① Disable Interrupts (Note)	
Serial I/O interrupt is temporarily disabled.	
Interrupt enable flag INTE	
	$\mathbf{X} \times \mathbf{X}$ b3: Serial I/O interrupt occurrence disabled [ <b>TV2A</b> ]
② Set Port	
Port for control signal is set to input.	
b3	
Register Y 0	
Port D3 output latch	
Port output structure control register FR1	
	$\downarrow$
③ Set Serial I/O	[TJ1A]
b3	
Serial I/O control regsiter JI	
	b1, b0: Serial I/O ports SCк, Sout, Sin selected
	↓
Clear Interrupt Request	
Serial I/O interrupt activated condition is cleare	
Serial I/O transmit/receive completion flag SIOF 0	Serial I/O interrupt activated condition cleared [SNZSJ]
	$\checkmark$
Note when the interrupt request is cleared	l l
When ④ is executed, considering the skip of t	the next instruction according to the flag SIOF,
insert the NOP instruction after the SNZSI inst	struction.
	Ţ
	•
( © Sot Interrupte (Note)	
( Set Interrupts (Note)	(FI)
Set Interrupts (Note) Interrupts except serial I/O interrupt is enabled.	. [EI]
Interrupts except serial I/O interrupt is enabled.	. [EI]
Interrupts except serial I/O interrupt is enabled.     Set Transmit Data	. [EI]
<ul> <li>Interrupts except serial I/O interrupt is enabled.</li> <li>              § Set Transmit Data Transmit data is set to serial I/O register.      </li> </ul>	
Interrupts except serial I/O interrupt is enabled.     Set Transmit Data	
<ul> <li>Interrupts except serial I/O interrupt is enabled.</li> <li>(6) Set Transmit Data Transmit data is set to serial I/O register. Serial I/O register SI XX1</li> </ul>	
<ul> <li>Interrupts except serial I/O interrupt is enabled.</li> <li>Set Transmit Data Transmit data is set to serial I/O register. Serial I/O register SI XX1</li> <li>Check Start Condition of Serial I/O Operation</li> </ul>	↓ 16 [TSIAB] ↓
<ul> <li>Interrupts except serial I/O interrupt is enabled.</li> <li>         (i) Set Transmit Data Transmit data is set to serial I/O register. Serial I/O register SI XX1     </li> <li>         (i) Check Start Condition of Serial I/O Operation Whether the transmit/receive of the slave side can     </li> </ul>	In be performed (pin level of control signal = "L") or not is checked.
<ul> <li>Interrupts except serial I/O interrupt is enabled.</li> <li>(i) Set Transmit Data Transmit data is set to serial I/O register. Serial I/O register SI XX1</li> <li>(i) Check Start Condition of Serial I/O Operation Whether the transmit/receive of the slave side can b3</li> </ul>	In be performed (pin level of control signal = "L") or not is checked.
<ul> <li>Interrupts except serial I/O interrupt is enabled.</li> <li>         (i) Set Transmit Data Transmit data is set to serial I/O register. Serial I/O register SI XX1     </li> <li>         (i) Check Start Condition of Serial I/O Operation Whether the transmit/receive of the slave side can     </li> </ul>	In be performed (pin level of control signal = "L") or not is checked. 0 1 1 Specify bit position of port D [ <b>TYA</b> ]
<ul> <li>Interrupts except serial I/O interrupt is enabled.</li> <li>(6) Set Transmit Data Transmit data is set to serial I/O register. Serial I/O register SI XX1</li> <li>(7) Check Start Condition of Serial I/O Operation Whether the transmit/receive of the slave side can Register Y</li> </ul>	In be performed (pin level of control signal = "L") or not is checked. b0 10 1 1 b0 1 1 1 1 1 1 1 1
<ul> <li>Interrupts except serial I/O interrupt is enabled.</li> <li>(6) Set Transmit Data Transmit data is set to serial I/O register. Serial I/O register SI XX1</li> <li>(7) Check Start Condition of Serial I/O Operation Whether the transmit/receive of the slave side can Register Y 0 Port D3 output latch 1</li> </ul>	In be performed (pin level of control signal = "L") or not is checked. b0 0 1 1 Specify bit position of port D [TYA] Set to input [SD]
<ul> <li>Interrupts except serial I/O interrupt is enabled.</li> <li>(6) Set Transmit Data Transmit data is set to serial I/O register. Serial I/O register SI XX1</li> <li>(7) Check Start Condition of Serial I/O Operation Whether the transmit/receive of the slave side can Register Y 0 Port D3 output latch 1 Port D3 input level check</li> <li>(8) Start Serial I/O Operation</li> </ul>	I6 [TSIAB] ↓ In be performed (pin level of control signal = "L") or not is checked. b0 0 1 1 Specify bit position of port D [TYA] Set to input [SD] [SZD] ↓
<ul> <li>Interrupts except serial I/O interrupt is enabled.</li> <li>(6) Set Transmit Data Transmit data is set to serial I/O register. Serial I/O register SI XX1</li> <li>(7) Check Start Condition of Serial I/O Operation Whether the transmit/receive of the slave side can Register Y 0 Port D3 output latch 1 Port D3 input level check</li> </ul>	I6 [TSIAB] ↓ In be performed (pin level of control signal = "L") or not is checked. b0 0 1 1 Specify bit position of port D [TYA] Set to input [SD] [SZD] ↓
<ul> <li>Interrupts except serial I/O interrupt is enabled.</li> <li>(6) Set Transmit Data Transmit data is set to serial I/O register. Serial I/O register SI XX1</li> <li>(7) Check Start Condition of Serial I/O Operation Whether the transmit/receive of the slave side can Register Y 0 Port D3 output latch 1 Port D3 input level check</li> <li>(8) Start Serial I/O Operation</li> </ul>	I6 [TSIAB] ↓ In be performed (pin level of control signal = "L") or not is checked. b0 0 1 1 Specify bit position of port D [TYA] Set to input [SD] [SZD] ↓
<ul> <li>Interrupts except serial I/O interrupt is enabled.</li> <li>(i) Set Transmit Data Transmit data is set to serial I/O register. Serial I/O register SI XX1</li> <li>(i) Check Start Condition of Serial I/O Operation Whether the transmit/receive of the slave side can Register Y 0 Port D3 output latch 1 Port D3 input level check</li> <li>(i) Start Serial I/O Operation If the transmit/receive of the slave side can be</li> <li>(ii) Check Serial I/O Interrupt Request</li> </ul>	I6 [TSIAB] ↓ In be performed (pin level of control signal = "L") or not is checked. b0 0 1 1 Specify bit position of port D [TYA] Set to input [SD] [SZD] ↓
<ul> <li>Interrupts except serial I/O interrupt is enabled.</li> <li>(i) Set Transmit Data Transmit data is set to serial I/O register. Serial I/O register SI XX1</li> <li>(i) Check Start Condition of Serial I/O Operation Whether the transmit/receive of the slave side can Register Y 0 Port D3 output latch 1 Port D3 input level check</li> <li>(i) Start Serial I/O Operation If the transmit/receive of the slave side can be</li> </ul>	I6 [TSIAB] ↓ In be performed (pin level of control signal = "L") or not is checked. b0 0 1 1 Specify bit position of port D [TYA] Set to input [SD] [SZD] ↓
<ul> <li>Interrupts except serial I/O interrupt is enabled.</li> <li>(i) Set Transmit Data Transmit data is set to serial I/O register. Serial I/O register SI XX1</li> <li>(i) Check Start Condition of Serial I/O Operation Whether the transmit/receive of the slave side can Register Y 0 Port D3 output latch 1 Port D3 input level check</li> <li>(i) Start Serial I/O Operation If the transmit/receive of the slave side can be</li> <li>(ii) Check Serial I/O Interrupt Request</li> </ul>	I6 [TSIAB] ↓ In be performed (pin level of control signal = "L") or not is checked. b0 0 1 1 Specify bit position of port D [TYA] Set to input [SD] [SZD] ↓
<ul> <li>Interrupts except serial I/O interrupt is enabled.</li> <li>(6) Set Transmit Data Transmit data is set to serial I/O register. Serial I/O register SI XX1</li> <li>(7) Check Start Condition of Serial I/O Operation Whether the transmit/receive of the slave side can Register Y 0 Port D3 output latch 1 Port D3 input level check</li> <li>(8) Start Serial I/O Operation If the transmit/receive of the slave side can be</li> <li>(9) Check Serial I/O Interrupt Request SIOF flag is checked. [SNZSI]</li> <li>(10) Receive Data Processing</li> </ul>	16 [TSIAB] ↓ In be performed (pin level of control signal = "L") or not is checked. b0 0 1 1 Specify bit position of port D [TYA] Set to input [SD] [SZD] ↓ ↓ ↓
<ul> <li>Interrupts except serial I/O interrupt is enabled.</li> <li>(6) Set Transmit Data Transmit data is set to serial I/O register. Serial I/O register SI XX1</li> <li>(7) Check Start Condition of Serial I/O Operation Whether the transmit/receive of the slave side can Register Y 0 Port D3 output latch 1 Port D3 input level check</li> <li>(8) Start Serial I/O Operation If the transmit/receive of the slave side can be</li> <li>(9) Check Serial I/O Interrupt Request SIOF flag is checked. [SNZSI]</li> <li>(10) Receive Data Processing Data processing received by serial transfer is e</li> </ul>	I6 [TSIAB] ↓ In be performed (pin level of control signal = "L") or not is checked. b0 0 1 1 Specify bit position of port D [TYA] Set to input [SD] [SZD] ↓ executed.
<ul> <li>Interrupts except serial I/O interrupt is enabled.</li> <li>(6) Set Transmit Data Transmit data is set to serial I/O register. Serial I/O register SI XX1</li> <li>(7) Check Start Condition of Serial I/O Operation Whether the transmit/receive of the slave side can Register Y 0 Port D3 output latch 1 Port D3 input level check</li> <li>(8) Start Serial I/O Operation If the transmit/receive of the slave side can be</li> <li>(9) Check Serial I/O Interrupt Request SIOF flag is checked. [SNZSI]</li> <li>(10) Receive Data Processing Data processing received by serial transfer is e</li> </ul>	I6 [TSIAB] ↓ In be performed (pin level of control signal = "L") or not is checked. b0 0 1 1 Specify bit position of port D [TYA] Set to input [SD] [SZD] ↓ I performed, serial transfer is started. [SST] ↓
<ul> <li>Interrupts except serial I/O interrupt is enabled.</li> <li>(6) Set Transmit Data Transmit data is set to serial I/O register. Serial I/O register SI XX1</li> <li>(7) Check Start Condition of Serial I/O Operation Whether the transmit/receive of the slave side can Register Y 0 Port D3 output latch 1 Port D3 input level check</li> <li>(8) Start Serial I/O Operation If the transmit/receive of the slave side can be</li> <li>(9) Check Serial I/O Interrupt Request SIOF flag is checked. [SNZSI]</li> <li>(10) Receive Data Processing Data processing received by serial transfer is e</li> </ul>	I6 [TSIAB] ↓ In be performed (pin level of control signal = "L") or not is checked. b0 0 1 1 Specify bit position of port D [TYA] Set to input [SD] [SZD] ↓ I performed, serial transfer is started. [SST] ↓ executed.
<ul> <li>Interrupts except serial I/O interrupt is enabled.</li> <li>(i) Set Transmit Data Transmit data is set to serial I/O register. Serial I/O register SI XX1</li> <li>(i) Check Start Condition of Serial I/O Operation Whether the transmit/receive of the slave side can Baregister Y 0 Port D3 output latch 1 Port D3 input level check</li> <li>(ii) Start Serial I/O Operation If the transmit/receive of the slave side can be</li> <li>(iii) Check Serial I/O Operation If the transmit/receive of the slave side can be</li> <li>(iii) Check Serial I/O Interrupt Request SIOF flag is checked. [SNZSI]</li> <li>(iii) Receive Data Processing Data processing received by serial transfer is e Register</li> </ul>	16 [TSIAB] ↓ In be performed (pin level of control signal = "L") or not is checked. 0 1 1 Specify bit position of port D [TYA] Set to input [SD] [SZD] ↓ executed.
<ul> <li>Interrupts except serial I/O interrupt is enabled.</li> <li>(i) Set Transmit Data Transmit data is set to serial I/O register. Serial I/O register SI XX1</li> <li>(i) Check Start Condition of Serial I/O Operation Whether the transmit/receive of the slave side can Register Y 0 Port D3 output latch 1 Port D3 input level check</li> <li>(ii) Start Serial I/O Operation If the transmit/receive of the slave side can be</li> <li>(iii) Check Serial I/O Operation If the transmit/receive of the slave side can be</li> <li>(iii) Check Serial I/O Interrupt Request SIOF flag is checked. [SNZSI]</li> <li>(iiii) Receive Data Processing Data processing received by serial transfer is e Register</li> <li>When serial commun</li> </ul>	16 [TSIAB] an be performed (pin level of control signal = "L") or not is checked. b0 1 1 Specify bit position of port D [TYA] Set to input [SD] [SZD] ↓ a performed, serial transfer is started. [SST] ↓ executed. er SI → register A, register B [TABSI] ↓
<ul> <li>Interrupts except serial I/O interrupt is enabled.</li> <li>(*) Set Transmit Data Transmit data is set to serial I/O register. Serial I/O register SI XX1</li> <li>(*) Check Start Condition of Serial I/O Operation Whether the transmit/receive of the slave side can Register Y 0 Port D3 output latch 1 Port D3 input level check</li> <li>(*) Start Serial I/O Operation If the transmit/receive of the slave side can be</li> <li>(*) Check Serial I/O Operation If the transmit/receive of the slave side can be</li> <li>(*) Check Serial I/O Interrupt Request SIOF flag is checked. [SNZSI]</li> <li>(*) Receive Data Processing Data processing received by serial transfer is e Register</li> <li>(*) When serial commun</li> <li>"X": it can be "0" or "1."</li> </ul>	$\downarrow$ $16 [TSIAB]$ $\downarrow$ In be performed (pin level of control signal = "L") or not is checked. $0 1 1 1 \text{ Specify bit position of port D [TYA]}$ $Set to input [SD]$ $[SZD]$ $\downarrow$ $\downarrow$ $executed. er SI \rightarrow register A, register B [TABSI]$ $\downarrow$
<ul> <li>Interrupts except serial I/O interrupt is enabled.</li> <li>(i) Set Transmit Data Transmit data is set to serial I/O register. Serial I/O register SI XX1</li> <li>(i) Check Start Condition of Serial I/O Operation Whether the transmit/receive of the slave side can Register Y 0 Port D3 output latch 1 Port D3 input level check</li> <li>(ii) Start Serial I/O Operation If the transmit/receive of the slave side can be</li> <li>(iii) Check Serial I/O Operation If the transmit/receive of the slave side can be</li> <li>(iii) Check Serial I/O Interrupt Request SIOF flag is checked. [SNZSI]</li> <li>(iiii) Receive Data Processing Data processing received by serial transfer is e Register</li> <li>When serial commun</li> </ul>	Information [TSIAB] ↓ In be performed (pin level of control signal = "L") or not is checked. ↓ In be performed (pin level of control signal = "L") or not is checked. ↓ In be performed, serial transfer is started. [SD] [SZD] ↓ In performed, serial transfer is started. [SST] ↓ Performed, serial transfer is started. [SST] ↓ Performed. In performed, serial transfer is started. [SST] ↓ In performed, serial transfer is started. [SST] ↓

2.5 Serial I/O

# 查询"M34519M8-XXXFP"供应商

Disable Interrupts		
Serial I/O interrupt is temporarily disabled Interrupt enable flag INTE	0	All interrupts disabled [DI]
Interrupt control register V2	b3 b0 0 X X X	b3: Serial I/O interrupt occurrence disabled [TV2A]
	$\downarrow$	
② Set Port		
Port for control signal is set to "H" output		
Register Y Port D3 output latch	0 0 1 1	Specify bit position of port D [ <b>TYA</b> ] Set to "H" output [ <b>SD</b> ]
Port output structure control register FR1	$ \begin{array}{c c} b3 & b0 \\ \hline 1 & X & X \\ \hline \end{array} $	b3: Port D3 CMOS output selected
	$\downarrow$	
③ Set Serial I/O		[TJ1A]
Serial I/O control regsiter JI	b3 b0	b3, b2: External clock is selected for synchronous clock b1, b0: Serial I/O ports SCк, SOUT, SIN selected
	$\downarrow$	
Clear Interrupt Request Serial I/O interrupt activated condition is of Serial I/O transmit/receive completion flag SIO		Serial I/O interrupt activated condition cleared [SNZSI]
⑤ Set Interrupts The Serial I/O interrupt which is temporar	ily disabled is en	abled.
Interrupt control register V2 Interrupt enable flag INTE	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	b3: Serial I/O interrupt occurrence enabled [TV2A] All interrupts enabled [EI]
	$\downarrow$	
® Set Transmit Data Transmit data is set to serial I/O register. Serial I/O register SI	<b>XX</b> 16	[TSIAB]
<ul> <li>Set Start of Serial I/O Operation</li> <li>Serial I/O operation enabled state (serial</li> <li>Serial transfer start</li> </ul>		control signal "L" level output) is set. [ <b>SST</b> ]
Register Y Port D3 output latch	b3 b0 0 0 1 1 0	Specify bit position of port D [ <b>TYA</b> ] Set to "L" output [ <b>RD</b> ]
	i	
Serial trans	w smit/receive bv c	lock of master side
	i	
Receive Data Processing by Serial I/O int	terrupt	
Serial I/O operation disabled state (control	signal "H" level ou	tput) is set and received data processing is performed.
Register Y		Specify bit position of port D [TYA] Set to "H" output [SD]
Port Da output latch		
Port D3 output latch Register SI	$\rightarrow$	register A, register B [ <b>TABSI</b> ]
Register SI When serial cor	$\rightarrow$	
Register SI	$\rightarrow$	register A, register B [TABSI]

Fig. 2.5.6 Setting example when a serial I/O interrupt of slave side is used

#### 2.5.5 Notes on use

#### (1) Note when an external clock is used as a synchronous clock:

- An external clock is selected as the synchronous clock, the clock is not controlled internally.
- Serial transmit/receive is continued as long as an external clock is input. If an external clock is input 9 times or more and serial transmit/receive is continued, the receive data is transferred directly as transmit data, so that be sure to control the clock externally.

Note also that the SIOF flag is set to "1" when a clock is counted 8 times.

- Be sure to set the initial input level on the external clock pin to "H" level.
- Refer to section "3.1 Electrical characteristics" when using serial I/O with an external clock.



# 2.6 Reset

System reset is performed by applying "L" level to the RESET pin for 1 machine cycle or more when the following conditions are satisfied:


• the value of supply voltage is the minimum value or more of the recommended operating conditions. Then when "H" level is applied to RESET pin, the program starts from address 0 in page 0 after elapsing of the internal oscillation stabilizing time (On-chip oscillator (internal oscillator) clock is counted for 120 to 144 times). Figure 2.6.2 shows the structure of reset pin and its peripherals, and power-on reset operation.


#### 2.6.1 Reset circuit


The 4519 Group has the voltage drop detection circuit.

#### (1) Power-on reset

Reset can be automatically performed at power on (power-on reset) by the built-in power-on reset circuit. When the built-in power-on reset circuit is used, the time for the supply voltage to rise from 0 V to the minimum rating value of the recommended operating conditions must be set to 100  $\mu$ s or less. If the rising time exceeds 100  $\mu$ s, connect a capacitor between the RESET pin and Vss at the shortest distance, and input "L" level to RESET pin until the value of supply voltage reaches the minimum rating value of the recommended operating conditions.







#### 2.6.2 Internal state at reset

Figure 2.6.3 and Figure 2.6.4 show the internal state at reset. The contents of timers, registers, flags and RAM other than shown in Figure 2.6.3 and Figure 2.6.4 are undefined, so that set them to initial values.

Program counter (PC)	$\dots$ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Address 0 in page 0 is set to program counter.	
Interrupt enable flag (INTE)	0 (Interrupt disabled)
• Power down flag (P)	0
• External 0 interrupt request flag (EXF0)	0
• External 1 interrupt request flag (EXF1)	0
Interrupt control register V1	
Interrupt control register V2	
Interrupt control register I1	
Interrupt control register I2	
Interrupt control register I3	
• Timer 1 interrupt request flag (T1F)	
• Timer 2 interrupt request flag (T2F)	
• Timer 3 interrupt request flag (T3F)	
• Timer 4 interrupt request flag (T4F)	
• Watchdog timer flags (WDF1, WDF2)	
Watchdog timer enable flag (WEF)	
Timer control register PA	
• Timer control register W1	
• Timer control register W2	
Timer control register W3	
• Timer control register W4	
• Timer control register W5	
• Timer control register W6	
Clock control register MR	
• Serial I/O transmit/receive completion flag (SIOF)	
Serial I/O mode register J1	
U U	serial I/O port not selected)
• Serial I/O register SI	
A/D conversion completion flag (ADF)	
A/D control register Q1	
A/D control register Q2	
• A/D control register Q3	
• Successive comparison register AD X X X	
Comparator register	
	.,

Fig. 2.6.3 Internal state at reset

Key-on wakeup control register K0	
Key-on wakeup control register K1	
Key-on wakeup control register K2	
Pull-up control register PU0	
Pull-up control register PU1	
Port output structure control register FR0	
Port output structure control register FR1	
Port output structure control register FR2	
Port output structure control register FR3	
• Carry flag (CY)	
• Register A	
• Register B	
Register D     X X X	
• Register E	
• Register X	
Register Y	
Register Z	
Stack pointer (SP)	
Operation source clock	
Ceramic resonator circuit	
Quartz-crystal oscillation circuit	
RC oscillation circuit	
	"X" represents undefined.

#### Fig. 2.6.4 Internal state at reset

#### 2.6.3 Notes on use

#### (1) Register initial value

The initial value of the following registers are undefined after system is released from reset. After system is released from reset, set initial values.

- Register Z (2 bits)
- Register D (3 bits)
- Register E (8 bits)

#### (2) Power-on reset

When the built-in power-on reset circuit is used, the time for the supply voltage to rise from 0 V to the minimum rating value of the recommended operating conditions must be set to 100  $\mu$ s or less. If the rising time exceeds 100  $\mu$ s, connect a capacitor between the RESET pin and Vss at the shortest distance, and input "L" level to RESET pin until the value of supply voltage reaches the minimum rating value of the recommended operating conditions.

Refer to section "**3.1 Electrical characteristics**" for the reset voltage of the recommended operating conditions.

2.7 Voltage drop detection circuit

## 查询"M34519M8-XXXFP"供应商

# 2.7 Voltage drop detection circuit

The built-in voltage drop detection circuit is designed to detect a drop in voltage and to reset the microcomputer if the supply voltage drops below a set value.

Figure 2.7.1 shows the voltage drop detection circuit, and Figure 2.7.2 shows the operation waveform example of the voltage drop detection circuit. Table 2.7.1 shows the voltage drop detection circuit operation state. Refer to section "**3.1 Electrical characteristics**" for the reset voltage of the voltage drop detection circuit.




Fig. 2.7.1 Voltage drop detection circuit





Table 2.7.1	Voltage drop	detection	circuit	operation
	stato			

	state	
VDCE pin	At CPU operating	At RAM back-up
"L"	Invalid	Invalid
"H"	Valid	Valid



# 2.8 RAM back-up

The 4519 Group has the RAM back-up mode. Figure 2.8.1 shows the state transition.



#### 2.8.1 RAM back-up mode

The system goes into RAM back-up mode when the **POF** instruction is executed immediately after the **EPOF** instruction is executed. Table 2.8.1 shows the function and state retained at RAM back-up mode. Also, Table 2.8.2 shows the return source from this state.

#### (1) RAM back-up mode

As oscillation stops with RAM and the state of reset circuit retained, current dissipation can be reduced without losing the contents of RAM.

2.8 RAM back-up

查询"M34519M8-XXXFP"供应商

#### Table 2.8.1 Functions and states retained at RAM back-up mode

Function	RAM back-up
Program counter (PC), registers A, B, carry flag (CY), stack pointer (SP) (Note 2)	X
Contents of RAM	0
Interrupt control registers V1, V2	X
Interrupt control registers I1, I2	0
Selected oscillation circuit	0
Clock control register MR	0
Timer 1 to timer 4 functions	(Note 3)
Watchdog timer function	× (Note 4)
Timer control registers PA, W4	X
Timer control registers	0
W1 to W3, W5, W6	
Serial I/O function	X
Serial I/O control register J1	0
A/D function	X
A/D control registers Q1 to Q3	0
Voltage drop detection circuit	O (Note 5)
Port level	0
Pull-up control registers PU0, PU1	0
Key-on wakeup control registers K0 to K2	0
Port output format control registers FR0 to FR3	0
External interrupt request flags (EXF0, EXF1)	X
Timer interrupt request flags (T1F to T4F)	(Note 3)
A/D conversion completion flag (ADF)	X
Serial I/O transmit/receive completion flag SIOF	X
Interrupt enable flag (INTE)	X
Watchdog timer flags (WDF1, WDF2)	× (Note 4)
Watchdog timer enable flag (WEF)	X (Note 4)

**Notes 1:** "O" represents that the function can be retained, and "X" represents that the function is initialized. Registers and flags other than the above are undefined at RAM back-up, and set an initial value after returning.

2: The stack pointer (SP) points the level of the stack register and is initialized to "7" at RAM back-up.

**3:** The state of the timer is undefined.

**4:** Initialize the watchdog timer flag WDF1 with the **WRST** instruction, and then go into the RAM back-up state.

5: The valid/invalid of the voltage drop detection circuit can be controlled only by VDCE pin.



## Table 2.8.2 Return source and return condition

R	eturn source	Return condition	Remarks
	Ports P00–P03	Return by an external "H" level	The key-on wakeup function can be selected with 2
		or "L" level input, or rising edge	port units. Select the return level ("L" level or "H" level),
		("L" $\rightarrow$ "H") or falling edge	and return condition (return by level or edge) with the
a		("H"→"L").	register K1 according to the external state before going
signal			into the RAM back-up state.
	Ports P10-P13	Return by an external "L" level	The key-on wakeup function can be selected with 2
wakeup		input.	port units. Set the port using the key-on wakeup function
Ма			to "H" level before going into the RAM back-up state.
Jal	INT0	Return by an external "H" level	Select the return level ("L" level or "H" level) with the
External	INT1	or "L" level input, or rising edge	registers I1 and I2 according to the external state, and
Щ		("L" $\rightarrow$ "H") or falling edge	return condition (return by level or edge) with the register
		("H"→"L").	K2 before going into the RAM back-up state.
		The external interrupt request	
		flags (EXF0, EXF1) are not set.	

#### (3) Start condition identification

When system returns from both RAM back-up mode and reset, program is started from address 0 in page 0.

The start condition (warm start or cold start) can be identified by examining the state of the power down flag (P) with the **SNZP** instruction.

Table 2.8.3 shows the start condition identification, and Figure 2.8.4 shows the start condition identified example.

Table 2.8.3 Start condition identification	on
--------------------------------------------	----

	Start condition	P flag	Timer 5 interrupt request flag
Warm start	External wakeup signal input	1	0
Cold start	Reset pulse input to RESET pin	0	0
(Reset)	Reset by watchdog timer		
	Reset by voltage drop detection circuit		
	SRST instruction execution		




Fig. 2.8.2 Start condition identified example



#### 2.8.2 Related registers

#### (1) Interrupt control register I1

Table 2.8.4 shows the interrupt control register I1. Set the contents of this register through register A with the **TI1A** instruction. In addition, the **TAI1** instruction can be used to transfer the contents of register I1 to register A.

#### Table 2.8.4 Interrupt control register I1

	nterrupt control register 11	at res	et:00002	at RAM back-up : state retained	R/W	
110	I13 INT0 pin input control bit (Note 2)	0	INT0 pin in	INT0 pin input disabled		
113		1	INT0 pin in	put enabled		
	Interrupt valid waveform for INT0 pin/return level selection bit (Note 2)	0	Falling wav	veform/"L" level ("L" level is recogn	ized with	
110		0	the SNZIO	instruction)		
112		4	Rising waveform/"H" level ("H" level is recognized with			
		1	the SNZIO	instruction)		
I11	INT0 pin edge detection circuit	0	One-sided	edge detected		
111	control bit	1	Both edges	detected		
110	INT0 pin Timer 1 count start	0	Timer 1 co	unt start synchronous circuit not se	lected	
110	synchronous circuit selection bit	1	Timer 1 co	unt start synchronous circuit select	ed	

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: When the contents of I12 and I13 are changed, the external interrupt request flag EXF0 may be set to "1". Accordingly, clear EXF0 flag with the SNZ0 instruction when the bit 0 (V10) of register V1 to "0". In this time, set the NOP instruction after the SNZ0 instruction, for the case when a skip is performed with the SNZ0 instruction.

3: When setting the RAM back-up, I11-I10 are not used.

#### (2) Interrupt control register I2

Table 2.8.5 shows the interrupt control register I2.

Set the contents of this register through register A with the TI2A instruction.

In addition, the TAI2 instruction can be used to transfer the contents of register I2 to register A.

	nterrupt control register I2	at res	et:00002	at RAM back-up : state retained	R/W	
122	I23 INT1 pin input control bit (Note 2)	0	INT1 pin in	put disabled		
123		1	INT1 pin in	put enabled		
	Interrupt valid waveform for INT1 I22 pin/return level selection bit	0	Falling wav	veform/"L" level ("L" level is recogni	zed with	
120		0	the SNZI1 instruction)			
122		4	Rising wave	eform/"H" level ("H" level is recogn	zed with	
	(Note 2)	1	the SNZI1	instruction)		
121	INT1 pin edge detection circuit	0	One-sided	edge detected		
121	control bit	1	Both edges	detected		
120	INT1 pin Timer 3 count start	0	Timer 3 co	unt start synchronous circuit not se	lected	
120	synchronous circuit selection bit	1	Timer 3 co	unt start synchronous circuit selected	ed	

#### Table 2.8.5 Interrupt control register I2

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: When the contents of I22 and I23 are changed, the external interrupt request flag EXF1 may be set to "1". Accordingly, clear EXF1 flag with the SNZ1 instruction when the bit 1 (V11) of register V1 to "0". In this time, set the NOP instruction after the SNZ1 instruction, for the case when a skip is performed with the SNZ1 instruction.

3: When setting the RAM back-up, I21-I20 are not used.

#### (3) Pull-up control register PU0

Table 2.8.6 shows the pull-up control register PU0. Set the contents of this register through register A with the **TPU0A** instruction. The contents of register PU0 is transferred to register A with the **TAPU0** instruction.

Pull-up control register PU0 at reset : 00002		et:00002	at RAM back-up : state retained	R/W			
PU03	P03 pin	0	0 Pull-up transistor OFF				
F003	pull-up transistor control bit	1	Pull-up transistor ON				
PU02	P02 pin	0	Pull-up transistor OFF				
P002	pull-up transistor control bit	1	Pull-up transistor ON				
PU01	P01 pin	0	Pull-up tran	sistor OFF			
FUUT	pull-up transistor control bit	1	Pull-up transistor ON				
PU00	P0o pin	0	Pull-up tran	sistor OFF			
F U U U	pull-up transistor control bit	1	Pull-up tran	sistor ON			

Note: "R" represents read enabled, and "W" represents write enabled.



#### (4) Pull-up control register PU1

Table 2.8.7 shows the pull-up control register PU1. Set the contents of this register through register A with the **TPU1A** instruction. The contents of register PU1 is transferred to register A with the **TAPU1** instruction.

Pull-up control register PU1		at reset : 00002		at RAM back-up : state retained	R/W
DI 11a	P13 pin	0	0 Pull-up transistor OFF		
PU13	pull-up transistor control bit	1	Pull-up trar	nsistor ON	
PU12	P12 pin	0	Pull-up trar	sistor OFF	
PUI2	pull-up transistor control bit	1	Pull-up trar	nsistor ON	
	P11 pin	0	Pull-up trar	sistor OFF	
PU11	pull-up transistor control bit	1	Pull-up transistor ON		
PU10	P10 pin	0	Pull-up trar	nsistor OFF	
FU10	pull-up transistor control bit	1	Pull-up trar	nsistor ON	

#### Table 2.8.7 Pull-up control register PU1

**Note:** "R" represents read enabled, and "W" represents write enabled.

#### (5) Key-on wakeup control register K0

Table 2.8.8 shows the key-on wakeup control register K0. Set the contents of this register through register A with the **TK0A** instruction. The contents of register K0 is transferred to register A with the **TAK0** instruction.

#### Table 2.8.8 Key-on wakeup control register K0

Key-o	on wakeup control register K0	at res	set : 00002	at RAM back-up : state retained	R/W
	Pins P12 and P13 key-on wakeup	0	0 Key-on wakeup not used		•
K03	control bit	1	Key-on wał	keup used	
K02	Pins P10 and P11 key-on wakeup	0	Key-on wal	keup not used	
K02	control bit	1	Key-on wał	keup used	
K01	Pins P02 and P03 key-on wakeup	0	Key-on wał	keup not used	
<b>KU</b> 1	control bit	1	Key-on wał	keup used	
K00	Pins P00 and P01 key-on wakeup	0	Key-on wał	keup not used	
NU0	control bit	1	Key-on wał	keup used	

Note: "R" represents read enabled, and "W" represents write enabled.



#### (6) Key-on wakeup control register K1

Table 2.8.9 shows the key-on wakeup control register K1. Set the contents of this register through register A with the **TK1A** instruction. The contents of register K1 is transferred to register A with the **TAK1** instruction.

Table 2.8.9 Key-	on wakeup	control register	<b>K1</b>
------------------	-----------	------------------	-----------

Key-o	on wakeup control register K1	at res	et : 00002	at RAM back-up : state retained	R/W
K13	Ports P02 and P03 return	0	Return by le	evel	
<b>N</b> 13	condition selection bit	1	Return by e	dge	
K10	Ports P02 and P03 valid	0	Falling wave	eform/"L" level	
K12	waveform/level selection bit	1	Rising wave	form/"H" level	
K11	Ports P01 and P00 return	0	Return by le	evel	
K I 1	condition selection bit	1	Return by edge		
K10	Ports P01 and P00 valid	0	Falling wave	eform/"L" level	
K10	waveform/level selection bit	1	Rising wave	form/"H" level	

Note: "R" represents read enabled, and "W" represents write enabled.

#### (7) Key-on wakeup control register K2

Table 2.8.10 shows the key-on wakeup control register K2. Set the contents of this register through register A with the **TK2A** instruction. The contents of register K2 is transferred to register A with the **TAK2** instruction.

#### Table 2.8.10 Key-on wakeup control register K2

Key-c	on wakeup control register K2	at res	et:00002	at RAM back-up : state retained	R/W
K23	INT1 pin return condition	0	Return by I	evel	
NZ3	selection bit	1	Return by e	edge	
K22	INT1 pin key-on wakeup control	0	Key-on wal	keup not used	
NZ2	bit	1	Key-on wal	keup used	
K21	INTO pin return condition	0	Returned b	y level	
<b>NZ</b> 1	selection bit	1	Returned b	y edge	
K20	INT0 pin key-on wakeup control	0	Key-on wal	keup not used	
r\20	bit	1	Key-on wal	keup used	

Note: "R" represents read enabled, and "W" represents write enabled.



#### 2.8.3 Notes on use

#### (1) POF instruction

Execute the **POF** instruction immediately after executing the **EPOF** instruction to enter the RAM back-up state.

Note that system cannot enter the RAM back-up state when executing only the **POF** instruction. Be sure to disable interrupts by executing the **DI** instruction before executing the **EPOF** instruction and the **POF** instruction.

#### (2) Key-on wakeup function

After checking none of the return condition for ports (P0, P1, INT0 and INT1 specified with register K0–K2) with valid key-on wakeup function is satisfied, execute the **POF** instruction. If at least one of return condition for ports with valid key-on wakeup function is satisfied, system

returns from the RAM back-upn state immediately after the **POF** instruction is executed.

#### (3) Return from RAM back-up mode

After system returns from RAM back-up mode, set the undefined registers and flags. The initial value of the following registers are undefined at RAM back-up. After system is returned from RAM back-up mode, set initial values.

- Register Z (2 bits)
- Register X (4 bits)
- Register Y (4 bits)
- Register D (3 bits)
- Register E (8 bits)

#### (4) Watchdog timer

- The watchdog timer function is valid after system is returned from the RAM back-up state. When not using the watchdog timer function, stop the watchdog timer function with the **DWDT** instruction and the **WRST** instruction continuously every system is returned from the RAM back-up.
- When the watchdog timer function and RAM back-up function are used at the same time, initialize the flag WDF1 with the **WRST** instruction before system goes into the RAM back-up state.

#### (5) Port P30/INT0 pin

When the RAM back-up mode is used by clearing the bit 3 of register 11 to "0" and setting the input of INT0 pin to be disabled, be careful about the following note.

• When the input of INT0 pin is disabled (register I13 = "0"), clear bit 0 of register K2 to "0" to invalidate the key-on wakeup before system goes into the RAM back-up mode.

#### (6) Port P31/INT1 pin

When the RAM back-up mode is used by clearing the bit 3 of register I2 to "0" and setting the input of INT1 pin to be disabled, be careful about the following note.

• When the input of INT1 pin is disabled (register I23 = "0"), clear bit 2 of register K2 to "0" to invalidate the key-on wakeup before system goes into the RAM back-up mode.



# 2.9 Oscillation circuit

The 4519 Group has an internal oscillation circuit to produce the clock required for microcomputer operation. The 4519 Group operates by the on-chip oscillator clock (f(RING)) which is the internal oscillator after system is released from reset.

Also, the ceramic resonator, the RC oscillation or quartz-crystal oscillator can be used for the main clock (f(XIN)) of the 4519 Group. The CMCK instruction, CRCK instruction or CYCK instruction is executed to select the ceramic resonator, RC oscillator or quartz-crystal oscillator respectively.

#### 2.9.1 Oscillation operation

System clock is supplied to CPU and peripheral device as the base clock for the microcomputer operation. The system clock f(XIN) or f(RING) is selected by bit 0 of register MR.

The oscillation start/stop of main clock f(XIN) is controlled by bit 1 of register MR.

Also, an operation mode of a selected clock is selected from the followings by bits 3 and 2 of register MR. • through mode (f(XIN)) (not divided),

- frequency divided by 2 mode (f(XIN)/2),
- frequency divided by 4 mode (f(XIN)/4), or
- frequency divided by 8 mode (f(XIN)/8)

Figure 2.9.1 shows the structure of the clock control circuit.




Fig. 2.9.1 Structure of clock control circuit

#### 2.9.2 Related register

#### (1) Clock control register MR

Table 2.9.1 shows the clock control register MR. Set the contents of this register through register A with the **TMRA** instruction. The contents of register MR is transferred to register A with the **TAMR** instruction.

#### Table 2.9.1 Clock control register MR

(	Clock control register MR	at	rese	et:11112	at RAM back-up : state retained	R/W
		MRз	MR2		Operation mode	
MR3		0	0	Through-mo	ode (frequency not divided)	
	Operation mode selection bits	0	1	Frequency	divided by 2 mode	
MR2		1	0	Frequency	divided by 4 mode	
		1	1	Frequency	divided by 8 mode	
	Main clock f(XIN) oscillation circuit	(	)	Main clock	oscillation enabled	
MR1	control bit	1		Main clock	oscillation stop	
MD.	System clock oscillation source	(	)	Main clock	(f(XIN)	
MR0	selection bit		1	Sub-clock (	f(XCIN))	

Note: "R" represents read enabled, and "W" represents write enabled.

#### (2) Clock control register RG

Table 2.9.2 shows the clock control register RG. Set the contents of this register through register A with the **TRGA** instruction.

#### Table 2.9.2 Clock control register RG

Clock control register RG at r		eset:02	at RAM back-up : state retained	W	
RG0	On-chip oscillator (f(RING))	0	On-chip oso	cillator (f(RING)) oscillation enabled	
KG0	control bit	1	On-chip oso	cillator (f(RING)) oscillation stop	



#### 2.9.3 Notes on use

#### (1) Clock control

Execute the main clock (f(XIN)) selection instruction (**CMCK**, **CRCK** or **CYCK** instruction) in the initial setting routine of program (executing it in address 0 in page 0 is recommended).

The oscillation circuit by the **CMCK**, **CRCK** or **CYCK** instruction can be selected only at once. The oscillation circuit corresponding to the first executed one of these instructions is valid.

The **CMCK**, **CRCK** or **CYCK** instructions can be used only to select main clock (f(XIN)). In this time, the start of oscillation and the switch of system clock are not performed.

When the **CMCK**, **CRCK** or **CYCK** instructions are never executed, main clock (f(XIN)) cannot be used and system can be operated only by on-chip oscillator.

The no operated clock source (f(RING)) or (f(XIN)) cannot be used for the system clock. Also, the clock source (f(RING) or f(XIN)) selected for the system clock cannot be stopped.

#### (2) On-chip oscillator

The clock frequency of the on-chip oscillator depends on the supply voltage and the operation temperature range.

Be careful that margin of frequencies when designing application products.

When considering the oscillation stabilize wait time at the switch of clock, be careful that the margin of frequencies of the on-chip oscillator clock.

#### (3) External clock

When the external clock signal for the main clock (f(XIN)) is used, connect the clock source to XIN pin and XOUT pin open. In program, after the CMCK instruction is executed, set main clock (f(XIN)) oscillation start to be enabled (MR1=0).

For this product, when RAM back-up mode and main clock (f(XIN)) stop (MR1=1), XIN pin is fixed to "H" in order to avoid the through current by floating of internal logic. The XIN pin is fixed to "H" until main clock (f(XIN)) oscillation start to be valid (MR1=0) by the CMCK instruction from reset state. Accordingly, when an external clock is used, connect a 1 k $\Omega$  or more resistor to XIN pin in series to limit of current by competitive signal.

#### (4) Value of a part connected to an oscillator

Values of a capacitor and a resistor of the oscillation circuit depend on the connected oscillator and the board. Accordingly, consult the oscillator manufacturer for values of each part connected the oscillator.



# **CHAPTER 3**

# APPENDIX

- 3.1 Electrical characteristics
- 3.2 Typical characteristics
- 3.3 List of precautions
- 3.4 Notes on noise
- 3.5 Package outline

# 3.1 Electrical characteristics

# 3.1.1 Absolute maximum ratings

# Table 3.1.1 Absolute maximum ratings

Symbol	Parameter	Conc	ditions	Ratings	Unit
Vdd	Supply voltage			-0.3 to 6.5	V
Vi	Input voltage			-0.3 to VDD+0.3	V
	P0, P1, P2, P3, P4, P5, P6, D0–D7, RESET, XIN, VDCE				
Vi	Input voltage Sck, Sin, CNTR0, CNTR1, INT0, INT1			-0.3 to VDD+0.3	V
Vi	Input voltage AIN0–AIN7			-0.3 to VDD+0.3	V
Vo	Output voltage	Output transisto	ors in cut-off state	-0.3 to VDD+0.3	V
	P0, P1, P2, P3, P4, P5, P6, D0–D7, RESET				
Vo	Output voltage Scк, Sout, CNTR0, CNTR1	Output transisto	ors in cut-off state	-0.3 to VDD+0.3	V
Vo	Output voltage Xout			-0.3 to VDD+0.3	V
Pd	Power dissipation	Ta = 25 °C	42P2R-A	300	mW
Topr	Operating temperature range			-20 to 85	°C
Tstg	Storage temperature range			-40 to 125	°C



#### 3.1.2 Recommended operating conditions

#### Table 3.1.2 Recommended operating conditions 1

(Mask ROM version: Ta = -20 °C to 85 °C, VDD = 1.8 to 5.5 V, unless otherwise noted) (One Time PROM version: Ta = -20 °C to 85 °C, VDD = 2.5 to 5.5 V, unless otherwise noted)

Symbol	Baramatar	Conditions		Limits			
Symbol	Parameter			Min.	Тур.	Max.	Unit
Vdd	Supply voltage	Mask ROM version	$f(STCK) \le 6 MHz$	4.0		5.5	V
	(when ceramic resonator/on-chip		f(STCK) ≤ 4.4 MHz	2.7		5.5	
	oscillator is used)		f(STCK) ≤ 2.2 MHz	2.0		5.5	1
			f(STCK) ≤ 1.1 MHz	1.8		5.5	
		One Time PROM version	f(STCK) ≤ 6 MHz	4.0		5.5	
			f(STCK) ≤ 4.4 MHz	2.7		5.5	1
			f(STCK) ≤ 2.2 MHz	2.5		5.5	1
Vdd	Supply voltage (when RC oscillation is used)	f(STCK) ≤ 4.4 MHz		2.7		5.5	V
Vdd	Supply voltage	Mask ROM version	f(Xin) ≤ 50 kHz	2.0		5.5	V
VDD	(when quartz-crystal oscillator is used)	One Time PROM version	· ,	2.5		5.5	V
VRAM	RAM back-up voltage	Mask ROM version	at RAM back-up mode	1.6		0.0	V
VRAM	RAM back-up voltage	One Time PROM version		2.0			V
1/00	Currente unite no	One Time PROM Version	at RAIN Dack-up mode	2.0	0		
Vss	Supply voltage			0.01/55	0	) (= =	
Vih	"H" level input voltage	P0, P1, P2, P3, P4, P5, P6	5, D0–D7, VDCE, XIN	0.8VDD		VDD	
Vih	"H" level input voltage	RESET		0.85VDD		Vdd	V
Vih	"H" level input voltage	SCK, SIN, CNTR0, CNTR1		0.85Vdd		Vdd	V
VIL	"L" level input voltage	P0, P1, P2, P3, P4, P5, P6	6, D0–D7, VDCE, XIN	0		0.2Vdd	V
VIL	"L" level input voltage	RESET		0		0.3Vdd	V
VIL	"L" level input voltage	SCK, SIN, CNTR0, CNTR1		0		0.15Vdd	V
IOн(peak)	"H" level peak output current	P0, P1, P5, D0–D7	VDD = 5 V			-20	mA
		CNTR0, CNTR1	VDD = 3 V			-10	
IOн(avg)	"H" level average output current	P0, P1, P5, D0–D7	VDD = 5 V			-10	mA
	(Note)	CNTR0, CNTR1	VDD = 3 V			-5	
IoL(peak)	"L" level peak output current	P0, P1, P2, P4, P5, P6	VDD = 5 V			24	mA
		SCK, SOUT	VDD = 3 V			12	
IOL(peak)	"L" level peak output current	P3, RESET	VDD = 5 V			10	mA
			VDD = 3 V			4	1
IOL(peak)	"L" level peak output current	D0D5	VDD = 5 V			24	mA
. ,			VDD = 3 V			12	
IOL(peak)	"L" level peak output current	D6, D7	VDD = 5 V			40	mA
	• • • • • • •	CNTR0, CNTR1	VDD = 3 V			30	1
lo∟(avg)	"L" level average output current	P0, P1, P2, P4, P5, P6	VDD = 5 V			12	mA
- (* 5)	(Note)	SCK, SOUT	VDD = 3 V			6	1
IOL(avg)	"L" level average output current	P3, RESET	VDD = 5 V			5	mA
-(3)	(Note)		VDD = 3 V			2	1
IOL(avg)	"L" level average output current	D0-D5	VDD = 5 V			15	mA
	(Note)		VDD = 3 V			7	1
IOL(avg)	"L" level average output current	D6, D7	VDD = 5 V			30	mA
ioc(avg)	(Note)	CNTR0, CNTR1	VDD = 3 V VDD = 3 V			15	1
$\Sigma  O  (a) (a)$	"H" level total average current					-60	mA
ΣIOH(avg)	in lever lotal average current	P5, D0–D7, CNTR0, CNTF P0, P1	NI			<u> </u>	1
	"I " lovel total everage everage	,				-	mA
ΣIOL(avg)	"L" level total average current	P2, P5, D0–D7, RESET, CNTR0, CNTR1 P0, P1, P3, P4, P6				80 80	mA

Note: The average output current is the average value during 100 ms.



3.1 Electrical characteristics


# 查询"M34519M8-XXXFP"供应商

#### Table 3.1.3 Recommended operating conditions 2

(Mask ROM version: Ta = -20 °C to 85 °C, VDD = 1.8 to 5.5 V, unless otherwise noted) (One Time PROM version: Ta = -20 °C to 85 °C, VDD = 2.5 to 5.5 V, unless otherwise noted)

Symbol	Parameter	Conditions			Limits			- Unit
0)							Max.	
f(XIN)	Oscillation frequency	Mask ROM	Through mode	VDD = 4.0 to 5.5 V			6.0	MHz
	(with a ceramic resonator)	version		VDD = 2.7 to 5.5 V			4.4	
				VDD = 2.0 to 5.5 V			2.2	
				VDD = 1.8 to 5.5 V			1.1	
			Frequency/2 mode	VDD = 2.7 to 5.5 V			6.0	
				VDD = 2.0 to 5.5 V			4.4	
				VDD = 1.8 to 5.5 V			2.2	
			Frequency/4, 8 mode	VDD = 2.0 to 5.5 V			6.0	
				VDD = 1.8 to 5.5 V			4.4	
		One Time PROM	Through mode	VDD = 4.0 to 5.5 V			6.0	-
		version		VDD = 2.7 to 5.5 V			4.4	-
				VDD = 2.5 to 5.5 V			2.2	-
			Frequency/2 mode	VDD = 2.7 to 5.5 V			6.0	1
				VDD = 2.5 to 5.5 V			4.4	-
			Frequency/4, 8 mode	VDD = 2.5 to 5.5 V			6.0	1
f(XIN)	Oscillation frequency	VDD = 2.7 to 5.5	V				4.4	MHz
	(at RC oscillation) (Note)							
f(XIN)	Oscillation frequency	Mask ROM	Through mode	VDD = 4.0 to 5.5 V			4.8	MHz
	(with a ceramic resonator selected,	version		VDD = 2.7 to 5.5 V			3.2	
	external clock input)			VDD = 2.0 to 5.5 V			1.6	
				VDD = 1.8 to 5.5 V			0.8	_
			Frequency/2 mode	VDD = 2.7 to 5.5 V			4.8	
				VDD = 2.0 to 5.5 V			3.2	
				VDD = 1.8 to 5.5 V			1.6	
			Frequency/4, 8 mode	VDD = 2.0 to 5.5 V			4.8	
				VDD = 1.8 to 5.5 V			3.2	
		One Time PROM	Through mode	VDD = 4.0 to 5.5 V			4.8	
		version		VDD = 2.7 to 5.5 V			3.2	1
				VDD = 2.5 to 5.5 V			1.6	1
			Frequency/2 mode	VDD = 2.7 to 5.5 V			4.8	1
				VDD = 2.5 to 5.5 V			3.2	1
			Frequency/4, 8 mode	VDD = 2.5 to 5.5 V			4.8	1

Note: The frequency is affected by a capacitor, a resistor and a microcomputer. So, set the constants within the range of the frequency limits.



<System clock (STCK) operating condition map>



3.1 Electrical characteristics

# 查询"M34519M8-XXXFP"供应商

#### Table 3.1.4 Recommended operating conditions 3

(Mask ROM version: Ta = -20 °C to 85 °C, VDD = 1.8 to 5.5 V, unless otherwise noted) (One Time PROM version: Ta = -20 °C to 85 °C, VDD = 2.5 to 5.5 V, unless otherwise noted)

Symbol	Parameter	Conditions		Limits			Unit
Cymbol	i arameter	Conditi	Conditions		Тур.	Max.	Offic
f(XIN)	Oscillation frequency	Mask ROM version	VDD = 2.0 to 5.5 V			50	kHz
	(with a quartz-crystal oscillator)	One Time PROM version	VDD = 2.5 to 5.5 V			50	
f(CNTR)	Timer external input frequency	CNTR0, CNTR1	ł			f(STCK)/6	Hz
tw(CNTR)	Timer external input period	CNTR0, CNTR1	CNTR0, CNTR1				s
	("H" and "L" pulse width)						
f(Scк)	Serial I/O external input frequency	Sck	SCK			f(STCK)/6	Hz
tw(Scк)	Serial I/O external input frequency	Sck		3/f(STCK)			s
	("H" and "L" pulse width)						
TPON	Power-on reset circuit	Mask ROM version	$VDD = 0 \rightarrow 1.8 V$			100	μs
	valid supply voltage rising time	One Time PROM version	$V\text{DD}=0\rightarrow2.5~\text{V}$			100	



#### 3.1.3 Electrical characteristics

#### Table 3.1.5 Electrical characteristics 1

(Mask ROM version: Ta = -20 °C to 85 °C, VDD = 1.8 to 5.5 V, unless otherwise noted) (One Time PROM version: Ta = -20 °C to 85 °C, VDD = 2.5 to 5.5 V, unless otherwise noted)

Symbol	Baramatar	Parameter Test conditions		Limits			- Unit	
Symbol	Falameter			Min.	Тур.	Max.	Unit	
Vон	"H" level output voltage	VDD = 5 V	IOH = -10 mA	3			V	
	P0, P1, P5, D0–D7, CNTR0, CNTR1		Iон = –3 mA	4.1				
		VDD = 3 V	IOH = -5 mA	2.1				
			IOH = -1 mA	2.4				
Vol	"L" level output voltage	VDD = 5 V	IOL = 12 mA			2	V	
	P0, P1, P2, P4, P5, P6		IOL = 4 mA			0.9		
	SCK, SOUT	VDD = 3 V	IOL = 6 mA			0.9	_	
			IOL = 2 mA			0.6		
Vol	"L" level output voltage	VDD = 5 V	IOL = 5 mA			2	V	
	P3, RESET		IOL = 1 mA			0.9		
		VDD = 3 V	IOL = 2 mA			0.9		
Vol	"L" level output voltage	VDD = 5 V	IOL = 15 mA			2	V	
	D0-D5		IOL = 5 mA			0.9		
		VDD = 3 V	IOL = 9 mA			1.4		
			IOL = 3 mA			0.9		
Vol	"L" level output voltage	VDD = 5 V	IOL = 30 mA			2	V	
	D6, D7, CNTR0, CNTR1		IOL = 10 mA			0.9	-	
		VDD = 3 V	IOL = 15 mA			2		
			IOL = 5 mA			0.9		
Іін	"H" level input current	VI = VDD	·			2	μA	
	P0, P1, P2, P3, P4, P5, P6,	Ports P4, P6 selected						
	D0–D7, VDCE, RESET,							
	SCK, SIN, CNTR0, CNTR1,							
	INTO, INT1							
lil	"L" level input current	VI = 0 V				-2	μA	
	P0, P1, P2, P3, P4, P5, P6,	P0, P1 No pull-up						
	D0–D7, VDCE,	Ports P4, P6 selected						
	SCK, SIN, CNTR0, CNTR1,							
	INTO, INT1							
Rpu	Pull-up resistor value	VI = 0 V	VDD = 5 V	30	60	125	kΩ	
	P0, P1, RESET		Vdd = 3 V	50	120	250		
Vt+ – Vt–	Hysteresis	VDD = 5 V	•		0.2		V	
	SCK, SIN, CNTR0, CNTR1, INT0, INT1	VDD = 3 V			0.2		-	
VT+ – VT–	Hysteresis RESET	VDD = 5 V			1		V	
		VDD = 3 V			0.4			
f(RING)	On-chip oscillator clock frequency	VDD = 5 V		200	500	700	kHz	
		VDD = 3 V		100	250	400	1	
		Mask ROM version	VDD = 1.8 V	30	120	200	1	
∆f(Xin)	Frequency error (with RC oscillation,	VDD = 5 V ± 10 %, Ta =	25 °C			±17	%	
	error of external R, C not included )	VDD = 3 V ± 10 %, Ta = 25 °C				±17	%	
	(Note)							

Note: When RC oscillation is used, use the external 30 pF or 33 pF capacitor (C).



3.1 Electrical characteristics

# 查询"M34519M8-XXXFP"供应商

#### Table 3.1.6 Electrical characteristics 2

(Mask ROM version: Ta = -20 °C to 85 °C, VDD = 1.8 to 5.5 V, unless otherwise noted) (One Time PROM version: Ta = -20 °C to 85 °C, VDD = 2.5 to 5.5 V, unless otherwise noted)

Symbol		Parameter	Test conditions		Limits			Unit
Symbol	Falanielei		Test conditions		Min.	Тур.	Max.	Unit
Idd	Supply current	at active mode	VDD = 5 V	f(STCK) = f(XIN)/8		1.4	2.8	mA
		(with a ceramic resonator,	f(XIN) = 6 MHz	f(STCK) = f(XIN)/4		1.6	3.2	
		on-chip oscillator stop)		f(STCK) = f(XIN)/2		2.0	4.0	]
				f(STCK) = f(XIN)		2.8	5.6	
			VDD = 5 V	f(STCK) = f(XIN)/8		1.1	2.2	mA
			f(XIN) = 4 MHz	f(STCK) = f(XIN)/4		1.2	2.4	
				f(STCK) = f(XIN)/2		1.5	3.0	
				f(STCK) = f(XIN)		2.0	4.0	]
			VDD = 3 V	f(STCK) = f(XIN)/8		0.4	0.8	mA
			f(XIN) = 4 MHz	f(STCK) = f(XIN)/4		0.5	1.0	1
				f(STCK) = f(XIN)/2		0.6	1.2	1
				f(STCK) = f(XIN)		0.8	1.6	
		at active mode	VDD = 5 V	f(STCK) = f(XIN)/8		55	110	μA
		(with a quartz-crystal	f(XIN) = 32 kHz	f(STCK) = f(XIN)/4		60	120	]
		oscillator,		f(STCK) = f(XIN)/2		65	130	1
		on-chip oscillator stop)		f(STCK) = f(XIN)		70	140	1
			VDD = 3 V	f(STCK) = f(XIN)/8		12	24	μA
			f(XIN) = 32 kHz	f(STCK) = f(XIN)/4		13	26	1
				f(STCK) = f(XIN)/2		14	28	1
				f(STCK) = f(XIN)		15	30	1
		at active mode	VDD = 5 V	f(STCK) = f(RING)/8		50	100	μA
		(with an on-chip oscillator,		f(STCK) = f(RING)/4		70	140	1
		f(XIN) stop)		f(STCK) = f(RING)/2		100	200	1
				f(STCK) = f(RING)		150	300	
			VDD = 3 V	f(STCK) = f(RING)/8		10	20	μA
				f(STCK) = f(RING)/4		15	30	1
				f(STCK) = f(RING)/2		20	40	]
				f(STCK) = f(RING)		35	70	
		at RAM back-up mode	Ta = 25 °C			0.1	3	μA
		(POF instruction execution)	Vdd = 5 V				10	
			Vdd = 3 V				6	




#### 3.1.4 A/D converter recommended operating conditions

#### Table 3.1.7 A/D converter recommended operating conditions


#### (Comparator mode included, Ta = -20 °C to 85 °C, unless otherwise noted)

Symbol Parameter		Conditions			- Unit		
Symbol	Falameter	Conditions		Min.	Тур.	Max.	Unit
Vdd	Supply voltage	Mask ROM version One Time PROM version		2.0		5.5	V
				3.0		5.5	
Via	Analog input voltage			0		Vdd	V
f(ADCK)	A/D conversion clock	Mask ROM version	VDD = 4.0 to 5.5 V	0.8		334	kHz
	frequency		VDD = 2.7 to 5.5 V	0.8		245	1
	(Note)		VDD = 2.2 to 5.5 V	0.8		3.9	1
			VDD = 2.0 to 5.5 V	0.8		1.8	]
		One Time PROM version	VDD = 4.0 to 5.5 V	0.8		334	1
			VDD = 3.0 to 5.5 V	0.8		123	]

Note: Definition of A/D conversion clock (ADCK)



<Operating condition map of A/D conversion clock (ADCK) >





#### Table 3.1.8 A/D converter characteristics

(Ta = -20 °C to 85 °C, unless otherwise noted)

Symbol	Parameter	Test conditions			Unit		
Symbol	Falameter			Min.	Тур.	Max.	01110
-	Resolution					10	bits
-	Linearity error	2.7 (3.0) $V \le VDD \le 5.5 V(())$ :	One Time PROM version)			±2	LSB
		Mask ROM version	$2.2~\text{V} \leq \text{VDD} < 2.7~\text{V}$			±4	
-	Differential non-linearity error	2.2 (3.0) V $\leq$ VDD $\leq$ 5.5 V (():	One Time PROM version)			±0.9	LSB
Vот	Zero transition voltage	Mask ROM version	VDD = 5.12 V	0	10	20	mV
			VDD = 3.072 V	0	7.5	15	
			VDD = 2.56 V	0	7.5	15	
		One Time PROM version	VDD = 5.12 V	0	15	30	
			VDD = 3.072 V	3	13	23	
VFST	Full-scale transition voltage	Mask ROM version	VDD = 5.12 V	5105	5115	5125	mV
			VDD = 3.072 V	3064.5	3072	3079.5	1
			VDD = 2.56 V	2552.5	2560	2567.5	-
		One Time PROM version	VDD = 5.12 V	5100	5115	5130	
			VDD = 3.072 V	3065	3075	3085	
_	Absolute accuracy	Mask ROM version	$2.0 \text{ V} \leq \text{VDD} < 2.2 \text{ V}$			±8	LSB
	(Quantization error excluded)						
IAdd	A/D operating current	VDD = 5 V			150	450	μΑ
	(Note 1)	VDD = 3 V			75	225	1
TCONV	A/D conversion time	f(XIN) = 6 MHz f(STCK) = f(XIN) (XIN through mode)				31	μs
		ADCK=INSTCK/6					
-	Comparator resolution					8	bits
-	Comparator error (Note 2)	Mask ROM version	VDD = 5.12 V			±20	mV
			VDD = 3.072 V			±15	-
			VDD = 2.56 V			±15	
		One Time PROM version	VDD = 5.12 V			±30	
			VDD = 3.072 V			±23	1
_	Comparator comparison time	f(XIN) = 6 MHz				4	μs
		f(STCK) = f(XIN) (XIN through the formula the formula through through the formula through the formula through the formula through through the formula through through the formula through throug	gh mode)				
		ADCK=INSTCK/6					

Notes 1: When the A/D converter is used, IADD is added to IDD (supply current).

2: As for the error from the ideal value in the comparator mode, when the contents of the comparator register is n, the logic value of the comparison voltage Vref which is generated by the built-in D/A converter can be obtained by the following formula.

-Logic value of comparison voltage Vref

$$V_{ref} = \frac{V_{DD}}{256} \times n$$

n = Value of register AD (n = 0 to 255)



## 3.1.5 Voltage drop detection circuit characteristics

#### Table 3.1.9 Voltage drop detection circuit characteristics

(Ta = -20 °C to 85 °C, unless otherwise noted)

Symbol	Parameter	Test conditions		Limits		
			Min.	Тур.	Max.	- Unit
Vrst-	Detection voltage	Ta = 25 °C	3.3	3.5	3.7	V
	(reset occurs) (Note 1)		2.7		4.2	
			2.6		4.2	
Vrst+	Detection voltage	Ta = 25 °C	3.5	3.7	3.9	V
	(reset release) (Note 2)		2.9		4.4	1
			2.8		4.4	_
Vrst+ – Vrst–	Detection voltage hysteresis			0.2		V
IRST	Operation current (Note 3)	VDD = 5 V		50	100	μΑ
		VDD = 3 V		30	60	
TRST	Detection time	$VDD \rightarrow (VRST_{-} - 0.1 \text{ V}) \text{ (Note 4)}$		0.2	1.2	ms

Notes 1: The detected voltage (VRST-) is defined as the voltage when reset occurs when the supply voltage (VDD) is falling.

2: The detected voltage (VRST+) is defined as the voltage when reset is released when the supply voltage (VDD) is rising from reset occurs.

3: When the voltage drop detection circuit is used (VDCE pin = "H"), IRST is added to IDD (power current).

4: The detection time (TRST) is defined as the time until reset occurs when the supply voltage (VDD) is falling to [VRST--0.1 V].

#### 3.1.6 Basic timing diagram

Parameter	Mi	Mi+1			
System clock	STCK				
Port D output	D0D7	X			
Port D input	D0-D7				
Ports P0, P1, P2, P3, P4, P5, P6 output	P00-P03 P10-P13 P20-P23 P30-P33 P40-P43 P50-P53 P60-P63				X
Ports P0, P1, P2, P3, P4, P5, P6 input	P00-P03 P10-P13 P20-P23 P30-P33 P40-P43 P50-P53 P60-P63		×		
Interrupt input	INTO, INT1				



# **3.2 Typical characteristics**

As for the standard characteristics, refer to "Renesas Technology Corp." Homepage.

http://www.renesas.com/en/720



# 3.3 List of precautions

## 3.3.1 Program counter

Make sure that the  $PC_H$  does not specify after the last page of the built-in ROM.

#### 3.3.2 Stack registers (SKs)

Stack registers (SKs) are eight identical registers, so that subroutines can be nested up to 8 levels. However, one of stack registers is used respectively when using an interrupt service routine and when executing a table reference instruction. Accordingly, be careful not to over the stack when performing these operations together.

#### 3.3.3 Notes on I/O port

#### (1) Note when an I/O port is used as an input port

Set the output latch to "1" and input the port value before input. If the output latch is set to "0", "L" level can be input.

As for the port which has the output structure selection function, select the N-channel open-drain output structure.

#### (2) Noise and latch-up prevention

Connect an approximate 0.1  $\mu$ F bypass capacitor directly to the V_{SS} line and the V_{DD} line with the thickest possible wire at the shortest distance, and equalize its wiring in width and length.

The CNVss pin is also used as the  $V_{PP}$  pin (programming voltage = 12.5 V) at the One Time PROM version.

Connect the CNVss/VPP pin to Vss through an approximate 5 k $\Omega$  resistor which is connected to the CNVss/VPP pin at the shortest distance.

#### (3) Multifunction

- Be careful that the output of ports P3₀ and P3₁ can be used even when INT0 and INT1 pins are selected.
- Be careful that the input of ports P20-P22 can be used even when SIN, SOUT and SCK pins are selected.
- Be careful that the input/output of port D₆ can be used even when input of CNTR0 pin is selected.
- Be careful that the input of port D₆ can be used even when output of CNTR0 pin is selected.
- Be careful that the input/output of port D₇ can be used even when input of CNTR1 pin is selected.
- Be careful that the input of port D₇ can be used even when output of CNTR1 pin is selected.

#### (4) Connection of unused pins

Table 3.3.1 shows the connections of unused pins.

#### (5) SD, RD, SZD instructions

When the SD, RD, or SZD instructions is used, do not set "10002" or more to register Y.

#### (6) Port P3₀/INT0 pin

When the RAM back-up mode is used by clearing the bit 3 of register 11 to "0" and setting the input of INT0 pin to be disabled, be careful about the following note.

• When the input of INT0 pin is disabled (register I1₃ = "0"), clear bit 0 of register K2 to "0" to invalidate the key-on wakeup before system goes into the RAM back-up mode.

#### (7) Port P3₁/INT1 pin

When the RAM back-up mode is used by clearing the bit 3 of register I2 to "0" and setting the input of INT1 pin to be disabled, be careful about the following note.

• When the input of INT1 pin is disabled (register I2₃ = "0"), clear bit 2 of register K2 to "0" to invalidate the key-on wakeup before system goes into the RAM back-up mode.

#### Table 3.3.1 Connections of unused pins

Pin	Connection	Usage condition		
XIN	Open.	Internal oscillator is selected.	(Note 1)	
Xout	Open.	Internal oscillator is selected.	(Note 1)	
		RC oscillator is selected.	(Note 2)	
		External clock input is selected for main clock.	(Note 3)	
D0-D5	Open.			
	Connect to Vss.	N-channel open-drain is selected for the output structure.	(Note 4)	
D ₆ /CNTR0	Open.	CNTR0 input is not selected for timer 1 count source.		
	Connect to Vss.	N-channel open-drain is selected for the output structure.	(Note 4)	
D7/CNTR1	Open.	CNTR1 input is not selected for timer 3 count source.		
	Connect to Vss.	N-channel open-drain is selected for the output structure.	(Note 4)	
P00-P03	Open.	The key-on wakeup function is not selected.	(Note 6)	
	Connect to Vss.	N-channel open-drain is selected for the output structure.	(Note 5)	
		The pull-up function is not selected.	(Note 4)	
		The key-on wakeup function is not selected.	(Note 6)	
P10-P13	Open.	The key-on wakeup function is not selected.	(Note 7)	
	Connect to Vss.	N-channel open-drain is selected for the output structure.	(Note 5)	
		The pull-up function is not selected.	(Note 4)	
		The key-on wakeup function is not selected.	(Note 7)	
P20/Sск	Open.	Sck pin is not selected.		
	Connect to Vss.			
P21/SOUT	Open.			
	Connect to Vss.			
P2 ₂ /Sin	Open.	SIN pin is not selected.		
	Connect to Vss.			
P30/INT0	Open.	"0" is set to output latch.		
	Connect to Vss.	· · · · · · · · · · · · · · · · · · ·		
P31/INT1	Open.	"0" is set to output latch.		
	Connect to Vss.			
P3 ₂ , P3 ₃	Open.			
	Connect to Vss.			
P40/AIN4-P43	/ Open.			
Ain7	Connect to Vss.			
P50-P53	Open.			
	Connect to Vss.	N-channel open-drain is selected for the output structure.		
P60/AIN0-P63/ Open.				
AIN3	Connect to Vss.			

Notes 1: After system is released from reset, the internal oscillation (on-chip oscillator) is selected for system clock (RG 0=0, MR0=1).

2: When the CRCK instruction is executed, the RC oscillation circuit becomes valid. Be careful that the swich of system clock is not executed at oscillation start only by the CRCK instruction execution.

In order to start oscillation, setting the main clock f(XIN) oscillation to be valid (MR1=0) is required. (If necessary, generate the oscillation stabilizing wait time by software.)

Also, when the main clock (f(XIN)) is selected as system clock, set the main clock f(XIN) oscillation (MR1=0) to be valid, and select main clock f(XIN) (MR0=0). Be careful that the switch of system clock cannot be executed at the same time when main clock oscillation is started.

3: In order to use the external clock input for the main clock, select the ceramic resonance by executing the CMCK instruction at the beggining of software, and then set the main clock (f(XIN)) oscillation to be valid (MR1=0). Until the main clock (f(XIN)) oscillation becomes valid (MR1=0) after ceramic resonance becomes valid, XIN pin is fixed to "H". When an external clock is used, insert a 1 kΩ resistor to XIN pin in series for limits of current.

4: Be sure to select the output structure of ports D0–D5 and the pull-up function of P00–P03 and P10–P13 with every one port. Set the corresponding bits of registers for each port.

5: Be sure to select the output structure of ports P00–P03 and P10–P13 with every two ports. If only one of the two pins is used, leave another one open.

6: The key-on wakeup function is selected with every two bits. When only one of key-on wakeup function is used, considering that the value of key-on wake-up control register K1, set the unused 1-bit to "H" input (turn pull-up transistor ON and open) or "L" input (connect to Vss, or open and set the output latch to "0").

7: The key-on wakeup function is selected with every two bits. When one of key-on wakeup function is used, turn pull-up transistor of unused one ON and open.

(Note when connecting to Vss and VDD)

• Connect the unused pins to Vss and VDD using the thickest wire at the shortest distance against noise.

#### 3.3.4 Notes on interrupt

#### (1) Setting of INT0 interrupt valid waveform

Set a value to the bit 2 of register I1, and execute the **SNZ0** instruction to clear the EXF0 flag to "0" after executing at least one instruction.

Depending on the input state of P3₀/INT0 pin, the external interrupt request flag (EXF0) may be set to "1" when the bit 2 of register I1 is changed.

#### (2) Setting of INT0 pin input control

Set a value to the bit 3 of register I1, and execute the **SNZ0** instruction to clear the EXF0 flag to "0" after executing at least one instruction.

Depending on the input state of P3₀/INT0 pin, the external interrupt request flag (EXF0) may be set to "1" when the bit 3 of register I1 is changed.

#### (3) Setting of INT1 interrupt valid waveform

Set a value to the bit 2 of register I2, and execute the **SNZ1** instruction to clear the EXF1 flag to "0" after executing at least one instruction.

Depending on the input state of P3₁/INT1 pin, the external interrupt request flag (EXF1) may be set to "1" when the bit 2 of register I2 is changed.

#### (4) Setting of INT1 pin input control

Set a value to the bit 3 of register I2, and execute the **SNZ1** instruction to clear the EXF1 flag to "0" after executing at least one instruction.

Depending on the input state of P3₁/INT1 pin, the external interrupt request flag (EXF1) may be set to "1" when the bit 3 of register I2 is changed.

#### (5) Multiple interrupts

Multiple interrupts cannot be used in the 4519 Group.

#### (6) Notes on interrupt processing

When the interrupt occurs, at the same time, the interrupt enable flag INTE is cleared to "0" (interrupt disable state). In order to enable the interrupt at the same time when system returns from the interrupt, write **EI** and **RTI** instructions continuously.

#### (7) P3₀/INT0 pin

When the external interrupt input pin INTO is used, set the bit 3 of register 11 to "1".

Even in this case, port P3₀ I/O function is valid.

Also, the EXF0 flag is set to "1" when bit 3 of register I1 is set to "1" by input of a valid waveform (valid waveform causing external 0 interrupt) even if it is used as an I/O port P3₀.

The input threshold characteristics (VIH/VIL) are different between INT0 pin input and port P30 input. Accordingly, note this difference when INT0 pin input and port P30 input are used at the same time.

#### (8) P3₁/INT1 pin

When the external interrupt input pin INT1 is used, set the bit 3 of register I2 to "1".

Even in this case, port P31 I/O function is valid.

Also, the EXF1 flag is set to "1" when bit 3 of register I2 is set to "1" by input of a valid waveform (valid waveform causing external 1 interrupt) even if it is used as an I/O port P3₁.

The input threshold characteristics (VIH/VIL) are different between INT1 pin input and port P31 input. Accordingly, note this difference when INT1 pin input and port P31 input are used at the same time.

#### (9) POF instruction

When the **POF** instruction is executed continuously after the **EPOF** instruction, system enters the RAM back-up state.

Note that system cannot enter the RAM back-up state when executing only the **POF** instruction. Be sure to disable interrupts by executing the **DI** instruction before executing the **EPOF** instruction and the **POF** instruction continuously.



#### 3.3.5 Notes on timer

#### (1) Prescaler

Stop counting and then execute the **TABPS** instruction to read from prescaler data. Stop counting and then execute the **TPSAB** instruction to set prescaler data.

#### (2) Count source

Stop timer 1, 2, 3, 4 or LC counting to change its count source.

#### (3) Reading the count values

Stop timer 1, 2, 3 or 4 counting and then execute the **TAB1**, **TAB2**, **TAB3** or **TAB4** instruction to read its data.

#### (4) Writing to the timer

Stop timer 1, 2, 3, 4 or LC counting and then execute the **T1AB**, **T2AB**, **T3AB**, **T4AB** or **TLCA** instruction to write its data.

#### (5) Writing to reload register R1, reload register R3 and reload register R4H

When writing data to reload register R1 while timer 1 is operating respectively, avoid a timing when timer 1 underflows.

When writing data to reload register R3 while timer 3 is operating respectively, avoid a timing when timer 3 underflows.

When writing data to reload register R4H while timer 4 is operating respectively, avoid a timing when timer 4 underflows.

#### (6) Timer 4

- At CNTR1 output vaild, if a timing of timer 4 underflow overlaps with a timing to stop timer 4, a hazard may be generated in a CNTR1 output waveform. Please review sufficiently.
- When "H" interval extension function of the PWM signal is set to be "valid", set "01₁₆" or more to reload register R4H.

#### (7) Watchdog timer

- The watchdog timer function is valid after system is released from reset. When not using the watchdog timer function, stop the watchdog timer function and execute the **DWDT** instruction, the **WRST** instruction continuously, and clear the WEF flag to "0".
- The watchdog timer function is valid after system is returned from the RAM back-up state. When not using the watchdog timer function, stop the watchdog timer function and execute the **DWDT** instruction and the **WRST** instruction continuously every system is returned from the RAM back-up state.
- When the watchdog timer function and RAM back-up function are used at the same time, initialize the flag WDF1 with the **WRST** instruction before system enters into the RAM back-up state.

#### (8) Pulse width input to CNTR0 pin, CNTR1 pin

Refer to section "3.1 Electrical characteristics" for rating value of pulse width input to CNTR0 pin, CNTR1 pin.

#### (9) Period measurement circuit

- When a period measurement circuit is used, clear bit 0 of register 11 to "0", and set a timer 1 count start synchronous circuit to be "not selected".
- While a period measurement circuit is operating, the timer 1 interrupt request flag (T1F) is not set by the timer 1 underflow signal, it is the flag for detecting the completion of period measurement.
- When a period measurement circuit is used, select the sufficiently higher-speed frequency than the signal for measurement for the count source of a timer 1.

- When the signal for period measurement is D₆/CNTR0 pin input, do not select D₆/CNTR0 pin input as timer 1 count source.
   (The X_{IN} input is recommended as timer 1 count source at the time of period measurement circuit use.)
- •When the input of P3₀/INT0 pin is selected for measurement, set the bit 3 of a register I1 to "1", and set the input of INT0 pin to be enabled.
- Start timer operation immediately after operation of a period measurement circuit is started.
- Even when the edge for measurement is input by timer operation is started from the operation of period measurement circuit is started, timer 1 is not operated.
- When data is read from timer 1, stop the timer 1 and the period measurement circuit, and then execute the data read instruction. Depending on the state of timer 1, the timer 1 interrupt request flag (T1F) may be set to "1" when the period measurement circuit is stopped by clearing bit 2 of register W5 to "0". In order to avoid the occurrence of an unexpected interrupt, disable the timer 1 interrupt, and then, stop the period measurement circuit. Figure 3.3.1 shows the setting example to read measurement data of period measurement circuit.

# (10) Prescaler, timer 1, timer 2 and timer 3 count start time and count time when operation starts


Count starts from the first rising edge of the count source @ in Fig. 3.3.2 after prescaler, timer 1, timer 2 and timer 3 operations start ① in Fig. 3.3.2.

Time to first underflow ③ in Fig. 3.3.2 is shorter (for up to 1 period of the count source) than time among next underflow ④ in Fig. 3.3.2 by the timing to start the timer and count source operations after count starts.


# (11) Timer 4 count start time and count time when operation starts


Count starts from the rising edge  $2^{\circ}$  in Fig. 3.3.3 after the first falling edge of the count source, after timer 4 operation starts  $1^{\circ}$  in Fig. 3.3.3.


Time to first underflow ③ in Fig. 3.3.3 is different from time among next underflow ④ in Fig. 3.3.3 by the timing to start the timer and count source operations after count starts.
















# 3.3.6 Notes on A/D conversion

# (1) Note when the A/D conversion starts again


When the A/D conversion starts again with the **ADST** instruction during A/D conversion, the previous input data is invalidated and the A/D conversion starts again.

# (2) A/D converter-1

Each analog input pin is equipped with a capacitor which is used to compare the analog voltage. Accordingly, when the analog voltage is input from the circuit with high-impedance and, charge/ discharge noise is generated and the sufficient A/D accuracy may not be obtained. Therefore, reduce the impedance or, connect a capacitor (0.01  $\mu$ F to 1  $\mu$ F) to analog input pins.

Figure 3.3.4 shows the analog input external circuit example-1.

When the overvoltage applied to the A/D conversion circuit may occur, connect an external circuit in order to keep the voltage within the rated range as shown the Figure 3.3.5. In addition, test the application products sufficiently.






Fig. 3.3.5 Analog input external circuit example-2

#### Fig. 3.3.4 Analog input external circuit example-1

#### (3) Notes for the use of A/D conversion 2

Do not change the operating mode of the A/D converter by bit 3 of register Q1 during A/D conversion (A/D conversion mode and comparator mode).

## (4) Notes for the use of A/D conversion 3

When the operating mode of the A/D converter is changed from the comparator mode to the A/D conversion mode with bit 3 of register Q1 in a program, be careful about the following notes.

- Clear bit 2 of register V2 to "0" to change the operating mode of the A/D converter from the comparator mode to the A/D conversion mode (refer to Figure 3.3.6⁽¹⁾).
- The A/D conversion completion flag (ADF) may be set when the operating mode of the A/D converter is changed from the comparator mode to the A/D conversion mode. Accordingly, set a value to bit 3 of register Q1, and execute the **SNZAD** instruction to clear the ADF flag to "0".




Fig. 3.3.6 A/D converter operating mode program example



#### (5) A/D converter is used at the comparator mode

The analog input voltage is higher than the comparison voltage as a result of comparison, the contents of ADF flag retains "0," not set to "1."

In this case, the A/D interrupt does not occur even when the usage of the A/D interrupt is enabled. Accordingly, consider the time until the comparator operation is completed, and examine the state of ADF flag by software. The comparator operation is completed after 2 machine cycles + A/D conversion clock (ADCK) 1 clock.

#### (6) Analog input pins

When P40/AIN4–P43/AIN7, P60/AIN0–P63/AIN3 are set to pins for analog input, they cannot be used as I/O ports P4 and P6.

#### (7) TALA instruction

When the **TALA** instruction is executed, the low-order 2 bits of register AD is transferred to the highorder 2 bits of register A, and simultaneously, the low-order 2 bits of register A is "0."

#### (8) Recommended operating conditions when using A/D converter

As for the supply voltage when A/D converter is used and the recommended operating condition of the A/D convesion clock frequency, refer to the "3.1 Electrical characteristics".

#### 3.3.7 Notes on serial I/O

#### (1) Note when an external clock is used as a synchronous clock:

- An external clock is selected as the synchronous clock, the clock is not controlled internally.
- Serial transmit/receive is continued as long as an external clock is input. If an external clock is input 9 times or more and serial transmit/receive is continued, the receive data is transferred directly as transmit data, so that be sure to control the clock externally.

Note also that the SIOF flag is set to "1" when a clock is counted 8 times.

- Be sure to set the initial input level on the external clock pin to "H" level.
- Refer to section "3.1 Electrical characteristics" when using serial I/O with an external clock.

#### 3.3.8 Notes on reset

#### (1) Register initial value

The initial value of the following registers are undefined after system is released from reset. After system is released from reset, set initial values.

- Register Z (2 bits)
- Register D (3 bits)
- Register E (8 bits)

#### (2) Power-on reset

When the built-in power-on reset circuit is used, the time for the supply voltage to rise from 0 V to the minimum rating value of the recommended operating conditions must be set to 100  $\mu$ s or less. If the rising time exceeds 100  $\mu$ s, connect a capacitor between the RESET pin and Vss at the shortest distance, and input "L" level to RESET pin until the value of supply voltage reaches the minimum rating value of the recommended operating conditions.

Refer to section "**3.1 Electrical characteristics**" for the reset voltage of the recommended operating conditions.



## 3.3.9 Notes on RAM back-up

## (1) POF instruction

Execute the **POF** instruction immediately after executing the **EPOF** instruction to enter the RAM back-up state.

Note that system cannot enter the RAM back-up state when executing only the **POF** instruction. Be sure to disable interrupts by executing the **DI** instruction before executing the **EPOF** instruction and the **POF** instruction.

### (2) Key-on wakeup function

After checking none of the return condition for ports (P0, P1, INT0 and INT1 specified with register K0–K2) with valid key-on wakeup function is satisfied, execute the **POF** instruction.

If at least one of return condition for ports with valid key-on wakeup function is satisfied, system returns from the RAM back-upn state immediately after the **POF** instruction is executed.

#### (3) Return from RAM back-up mode

After system returns from RAM back-up mode, set the undefined registers and flags.

The initial value of the following registers are undefined at RAM back-up. After system is returned from RAM back-up mode, set initial values.

- Register Z (2 bits)
- Register D (3 bits)
- Register X (4 bits)
- Register E (8 bits)
- Register Y (4 bits)

#### (4) Watchdog timer

- The watchdog timer function is valid after system is returned from the RAM back-up state. When not using the watchdog timer function, stop the watchdog timer function with the **DWDT** instruction and the **WRST** instruction continuously every system is returned from the RAM back-up.
- When the watchdog timer function and RAM back-up function are used at the same time, initialize the flag WDF1 with the **WRST** instruction before system goes into the RAM back-up state.

## (5) Port P3₀/INT0 pin

When the RAM back-up mode is used by clearing the bit 3 of register I1 to "0" and setting the input of INT0 pin to be disabled, be careful about the following note.

• When the input of INTO pin is disabled (register I1₃ = "0"), clear bit 0 of register K2 to "0" to invalidate the key-on wakeup before system goes into the RAM back-up mode.

## (6) Port P3₁/INT1 pin

When the RAM back-up mode is used by clearing the bit 3 of register I2 to "0" and setting the input of INT1 pin to be disabled, be careful about the following note.

• When the input of INT1 pin is disabled (register  $I_{2_3} = "0"$ ), clear bit 2 of register K2 to "0" to invalidate the key-on wakeup before system goes into the RAM back-up mode.



#### 3.3.10 Notes on clock control

#### (1) Clock control

Execute the main clock ( $f(X_{IN})$ ) selection instruction (**CMCK**, **CRCK** or **CYCK** instruction) in the initial setting routine of program (executing it in address 0 in page 0 is recommended).

The oscillation circuit by the **CMCK**, **CRCK** or **CYCK** instruction can be selected only at once. The oscillation circuit corresponding to the first executed one of these instructions is valid.

The **CMCK**, **CRCK** or **CYCK** instructions can be used only to select main clock ( $f(X_{IN})$ ). In this time, the start of oscillation and the switch of system clock are not performed.

When the **CMCK**, **CRCK** or **CYCK** instructions are never executed, main clock ( $f(X_{IN})$ ) cannot be used and system can be operated only by on-chip oscillator.

The no operated clock source (f(RING)) or (f(X_{IN})) cannot be used for the system clock. Also, the clock source (f(RING) or  $f(X_{IN})$ ) selected for the system clock cannot be stopped.

#### (2) On-chip oscillator

The clock frequency of the on-chip oscillator depends on the supply voltage and the operation temperature range.

Be careful that margin of frequencies when designing application products.

When considering the oscillation stabilize wait time at the switch of clock, be careful that the margin of frequencies of the on-chip oscillator clock.

#### (3) External clock

When the external clock signal for the main clock  $(f(X_{IN}))$  is used, connect the clock source to  $X_{IN}$  pin and  $X_{OUT}$  pin open. In program, after the CMCK instruction is executed, set main clock  $(f(X_{IN}))$  oscillation start to be enabled  $(MR_1=0)$ .

For this product, when RAM back-up mode and main clock  $(f(X_{IN}))$  stop  $(MR_1=1)$ ,  $X_{IN}$  pin is fixed to "H" in order to avoid the through current by floating of internal logic. The  $X_{IN}$  pin is fixed to "H" until main clock  $(f(X_{IN}))$  oscillation start to be valid  $(MR_1=0)$  by the CMCK instruction from reset state. Accordingly, when an external clock is used, connect a 1 k $\Omega$  or more resistor to  $X_{IN}$  pin in series to limit of current by competitive signal.

#### (4) Value of a part connected to an oscillator

Values of a capacitor and a resistor of the oscillation circuit depend on the connected oscillator and the board. Accordingly, consult the oscillator manufacturer for values of each part connected the oscillator.

#### 3.3.11 Electric characteristic differences between Mask ROM and One Time PROM version MCU

There are differences in electric characteristics, operation margin, noise immunity, and noise radiation between Mask ROM and One Time PROM version MCUs due to the difference in the manufacturing processes.

When manufacturing an application system with the One time PROM version and then switching to use of the Mask ROM version, please perform sufficient evaluations for the commercial samples of the Mask ROM version.

#### 3.3.12 Note on Power Source Voltage

When the power source voltage value of a microcomputer is less than the value which is indicated as the recommended operating conditions, the microcomputer does not operate normally and may perform unstable operation.

In a system where the power source voltage drops slowly when the power source voltage drops or the power supply is turned off, reset a microcomputer when the supply voltage is less than the recommended operating conditions and design a system not to cause errors to the system by this unstable operation.



# 3.4 Notes on noise

Countermeasures against noise are described below. The following countermeasures are effective against noise in theory, however, it is necessary not only to take measures as follows but to evaluate before actual use.

# 3.4.1 Shortest wiring length

The wiring on a printed circuit board can function as an antenna which feeds noise into the microcomputer.

The shorter the total wiring length (by mm unit), the less the possibility of noise insertion into a microcomputer.

# (1) Package

Select the smallest possible package to make the total wiring length short.

# Reason

The wiring length depends on a microcomputer package. Use of a small package, for example QFP and not DIP, makes the total wiring length short to reduce influence of noise.




Fig. 3.4.1 Selection of packages

# (2) Wiring for RESET input pin

Make the length of wiring which is connected to the RESET input pin as short as possible. Especially, connect a capacitor across the RESET input pin and the Vss pin with the shortest possible wiring.

# Reason

In order to reset a microcomputer correctly, 1 machine cycle or more of the width of a pulse input into the RESET pin is required. If noise having a shorter pulse width than this is input to the RESET input pin, the reset is released before the internal state of the microcomputer is completely initialized. This may cause a program runaway.




Fig. 3.4.2 Wiring for the  $\overline{\text{RESET}}$  input pin



# 查询"M34519M8-XXXFP"供应商

# (3) Wiring for clock input/output pins

- Make the length of wiring which is connected to clock I/O pins as short as possible.
- Make the length of wiring across the grounding lead of a capacitor which is connected to an oscillator and the Vss pin of a microcomputer as short as possible.
- Separate the Vss pattern only for oscillation from other Vss patterns.




Fig. 3.4.3 Wiring for clock I/O pins

## Reason

If noise enters clock I/O pins, clock waveforms may be deformed. This may cause a program failure or program runaway. Also, if a potential difference is caused by the noise between the Vss level of a microcomputer and the Vss level of an oscillator, the correct clock will not be input in the microcomputer.

## (4) Wiring to CNVss pin

Connect the CNVss pin to the Vss pin with the shortest possible wiring.

#### Reason

The operation mode of a microcomputer is influenced by a potential at the CNVss pin. If a potential difference is caused by the noise between pins CNVss and Vss, the operation mode may become unstable. This may cause a microcomputer malfunction or a program runaway.




Fig. 3.4.4 Wiring for CNVss pin



# 查询"M34519M8-XXXFP"供应商

- (5) Wiring to VPP pin of built-in PROM version In the built-in PROM version of the 4524 Group, the CNVss pin is also used as the built-in PROM power supply input pin VPP.
  - When the VPP pin is also used as the CNVss pin

Connect an approximately 5 k $\Omega$  resistor to the VPP pin the shortest possible in series and also to the Vss pin. When not connecting the resistor, make the length of wiring between the VPP pin and the Vss pin the shortest possible (refer to **Figure 3.4.5**)

Note: Even when a circuit which included an approximately 5 k $\Omega$  resistor is used in the Mask ROM version, the microcomputer operates correctly.

#### Reason

The VPP pin of the built-in PROM version is the power source input pin for the builtin PROM. When programming in the builtin PROM, the impedance of the VPP pin is low to allow the electric current for writing flow into the PROM. Because of this, noise can enter easily. If noise enters the VPP pin, abnormal instruction codes or data are read from the built-in PROM, which may cause a program runaway.




Fig. 3.4.5 Wiring for the VPP pin of the built-in PROM version

# 3.4.2 Connection of bypass capacitor across Vss line and VDD line

Connect an approximately 0.1  $\mu$ F bypass capacitor across the Vss line and the VDD line as follows:

- Connect a bypass capacitor across the Vss pin and the VDD pin at equal length.
- Connect a bypass capacitor across the Vss pin and the VDD pin with the shortest possible wiring.
- Use lines with a larger diameter than other signal lines for Vss line and VDD line.
- Connect the power source wiring via a bypass capacitor to the Vss pin and the VDD pin.




Fig. 3.4.6 Bypass capacitor across the Vss line and the VDD line

## 查询"M34519M8-XXXFP"供应商

## 3.4.3 Wiring to analog input pins

- Connect an approximately 100  $\Omega$  to 1 k $\Omega$  resistor to an analog signal line which is connected to an analog input pin in series. Besides, connect the resistor to the microcomputer as close as possible.
- Connect an approximately 1000 pF capacitor across the Vss pin and the analog input pin. Besides, connect the capacitor to the Vss pin as close as possible. Also, connect the capacitor across the analog input pin and the Vss pin at equal length.

# Reason

Signals which is input in an analog input pin (such as an A/D converter/comparator input pin) are usually output signals from sensor. The sensor which detects a change of event is installed far from the printed circuit board with a microcomputer, the wiring to an analog input pin is longer necessarily. This long wiring functions as an antenna which feeds noise into the microcomputer, which causes noise to an analog input pin.




Fig. 3.4.7 Analog signal line and a resistor and a capacitor

## 3.4.4 Oscillator concerns

Take care to prevent an oscillator that generates clocks for a microcomputer operation from being affected by other signals.

# (1) Keeping oscillator away from large current signal lines

Install a microcomputer (and especially an oscillator) as far as possible from signal lines where a current larger than the tolerance of current value flows.

## Reason

In the system using a microcomputer, there are signal lines for controlling motors, LEDs, and thermal heads or others. When a large current flows through those signal lines, strong noise occurs because of mutual inductance.




Fig. 3.4.8 Wiring for a large current signal line



# 查询"M34519M8-XXXFP"供应商

(2) Installing oscillator away from signal lines where potential levels change frequently Install an oscillator and a connecting pattern of an oscillator away from signal lines where potential levels change frequently. Also, do not cross such signal lines over the clock lines or the signal lines which are sensitive to noise.

### Reason

Signal lines where potential levels change frequently (such as the CNTR pin signal line) may affect other lines at signal rising edge or falling edge. If such lines cross over a clock line, clock waveforms may be deformed, which causes a microcomputer failure or a program runaway.




Fig. 3.4.9 Wiring to a signal line where potential levels change frequently

#### (3) Oscillator protection using Vss pattern

As for a two-sided printed circuit board, print a Vss pattern on the underside (soldering side) of the position (on the component side) where an oscillator is mounted.

Connect the Vss pattern to the microcomputer Vss pin with the shortest possible wiring. Besides, separate this Vss pattern from other Vss patterns.




Fig. 3.4.10 Vss pattern on the underside of an oscillator

# 3.4.5 Setup for I/O ports

Setup I/O ports using hardware and software as follows:

<Hardware>

 $\bullet$  Connect a resistor of 100  $\Omega$  or more to an I/O port in series.

<Software>

- As for an input port, read data several times by a program for checking whether input levels are equal or not.
- As for an output port or an I/O port, since the output data may reverse because of noise, rewrite data to its output latch at fixed periods.
- Rewrite data to pull-up control registers at fixed periods.

# 3.4.6 Providing of watchdog timer function by software

If a microcomputer runs away because of noise or others, it can be detected by a software watchdog timer and the microcomputer can be reset to normal operation. This is equal to or more effective than program runaway detection by a hardware watchdog timer. The following shows an example of a watchdog timer provided by software.

In the following example, to reset a microcomputer to normal operation, the main routine detects errors of the interrupt processing routine and the interrupt processing routine detects errors of the main routine. This example assumes that interrupt processing is repeated multiple times in a single main routine processing.



<The main routine>

 Assigns a single word of RAM to a software watchdog timer (SWDT) and writes the initial value N in the SWDT once at each execution of the main routine. The initial value N should satisfy the following condition:

 $N+1 \ge$  (Counts of interrupt processing executed in each main routine)

As the main routine execution cycle may change because of an interrupt processing or others, the initial value N should have a margin.

- Watches the operation of the interrupt processing routine by comparing the SWDT contents with counts of interrupt processing after the initial value N has been set.
- Detects that the interrupt processing routine has failed and determines to branch to the program initialization routine for recovery processing in the following case:

If the SWDT contents do not change after interrupt processing.

<The interrupt processing routine>

- Decrements the SWDT contents by 1 at each interrupt processing.
- Determines that the main routine operates normally when the SWDT contents are reset to the initial value N at almost fixed cycles (at the fixed interrupt processing count).
- Detects that the main routine has failed and determines to branch to the program initialization routine for recovery processing in the following case:

If the SWDT contents are not initialized to the initial value N but continued to decrement and if they reach 0 or less.





Fig. 3.4.11 Watchdog timer by software



# 3.5 Package outline





RENESAS 4-BIT CISC SINGLE-CHIP MICROCOMPUTER USER'S MANUAL 4519 Group Publication Data : Rev.1.00 Aug 08, 2004 Published by : Sales Strategic Planning Div. Renesas Technology Corp.

© 2004. Renesas Technology Corp., All rights reserved. Printed in Japan.

# 4519 Group User's Manual





Renesas Technology Corp. 2-6-2, Ote-machi, Chiyoda-ku, Tokyo, 100-0004, Japan