

# Oc

# TIA/EIA-485-A (RS-485) Extended Temperature Differential Bus Transceiver

**DS16F95A** 

## **General Description**

The DS16F95A Differential Bus Transceiver is a monolithic integrated circuit designed for bidirectional data communication on balanced multipoint bus transmission lines. The transceiver conforms to both TIA/EIA-485-A and TIA/EIA-422-B standards.

The DS16F95A offers improved performance due to the use of L-FAST bipolar technology. The L-FAST technology allows for higher speeds and lower currents by minimizing gate delay times. The DS16F95A features an extended temperature range and is offered in a rugged ceramic package.

The DS16F95A combines a TRI-STATE® differential line driver and a differential input line receiver, both of which operate from a single 5.0V power supply. The driver and receiver have an active Enable that can be externally connected to function as a direction control. The driver differential outputs and the receiver differential inputs are internally connected to form differential input/output (I/O) bus ports that are designed to offer minimum loading to the bus whenever the driver is disabled or when  $V_{CC} = 0V$ . These ports feature wide positive and negative common mode voltage ranges, making the device suitable for multipoint applications in noisy environments.

### of sink or source current and features positive and negative current limiting for protection from line fault conditions. The device is offered in a rugged 8-lead Ceramic DIP package and is functional over the extended temperature range of -55 °C to +180 °C.

The driver is designed to accommodate loads of up to 60 mA

- Extended temperature range to +180 °C
- Conforms to TIA/EIA-485-A
- Designed for multipoint transmission
- Wide positive and negative I/O bus voltage range
- Driver positive and negative current-limiting
- High impedance receiver input
- Receiver input hysteresis of 50 mV typical
- Operates from single 5.0V supply
- Reduced power consumption
- Pin compatible with DS16F95/DS3695 and SN75176A
- Available in a 8-lead ceramic DIP package

# Logic Diagram

# Function Tables

	Driver		
Driver Input	Enable	Out	puts
DI	DE	Α	В
н	Н	H.I.	Pro-L
C.L.	Н	the second	Н
X	L	Z	Z

Receiver					
Differential Inputs Enable Output					
A–B	RE	RO			
$V_{ID} \ge 0.2V$	L	Н			
$V_{\rm ID} \leq -0.2V$	L	-421			
0.2V > V <sub>ID</sub> >-0.2V	14L 7	X			
Х	Н	Z			

H = High Level L = Low Level

X = Immaterial

Z = High Impedance (Off)

TRI-STATE® is a registered trademark of National Semiconductor Corporation.

dzsc.com

2010 National Semiconductor Corporation 300667

Absolute Maximum Ratings (Note 1) 间"DS16F95A"供应商 IF Military/Aerospace specified devices are required, please contact the national Semiconductor Sales office/ . Distributor for availability and specifications.

–65°C to +175°C
300°C
+200°C
1300 mW
8.7 mW/°C
7.0V
+15V/-10V
5.5V
(Note 11)

# Recommended Operating Conditions (Note 10)

, , , , , , , , , , , , , , , , , , ,	Min	Тур	Max	Units
Supply Voltage (V <sub>CC</sub> )	4.50	5.0	5.50	V
Voltage at Any Bus Terminal				
(Separately or Common Mo	de)			
(V <sub>I</sub> or V <sub>CM</sub> )	-7.0		+12	V
Differential Input			±12	V
Voltage (V <sub>ID</sub> )				
Output Current HIGH (I <sub>OH</sub> )				
Driver			-60	mA
Receiver			-400	μA
Output Current LOW (I <sub>OL</sub> )				
Driver			60	mA
Receiver			2	mA
Operating Temperature (T <sub>A</sub> )	-55	+25	+180	°C

# Driver Electrical Characteristics (Note 2, Note 3)

Over recommended supply voltage and operating temperature ranges, unless otherwise specified.

Symbol	Parameter	Con	ditions	Min	Тур	Max	Units
V <sub>IH</sub>	Input Voltage HIGH	DI, DE		2.0			V
V <sub>IL</sub>	Input Voltage LOW	]				0.8	V
VIC	Input Clamp Voltage		l <sub>l</sub> = –18 mA			-1.3	V
I <sub>IH</sub>	Input Current HIGH		V <sub>1</sub> = 2.4V			20	μA
I <sub>IL</sub>	Input Current Low		V <sub>1</sub> = 0.4V			-50	μA
IV <sub>OD1</sub> I	Differential Output Voltage	A-B, Figure 1	I <sub>O</sub> = 0 mA, No Load		3.6	6.0	V
IV <sub>OD2</sub> I	Differential Output Voltage		R <sub>L</sub> = 100Ω	2.0	2.9		V
			R <sub>L</sub> = 54Ω	1.5	2.6		
ΔIV <sub>OD</sub> I	Change in Magnitude of Differential Output Voltage		R <sub>L</sub> = 54Ω or 100Ω, ( <i>Note 4</i> )			±0.4	V
V <sub>oc</sub>	Common Mode Output Voltage ( <i>Note 5</i> )	(A+B)/2, <i>Figure 1</i>			2.5	3.0	V
ΔIV <sub>OC</sub> I	Change in Magnitude of Common Mode Output Voltage ( <i>Note 4</i> )		_			±0.2	V
I <sub>o</sub>	Output Current (Note 8) (Includes	A or B, Output	V <sub>0</sub> = +12V		0.57	1.5	
	Receiver I <sub>I</sub> )	Disabled, DE = 0.4V	V <sub>O</sub> = -7.0V		-0.43	-0.8	mA
Ios	Short Circuit Output Current	A or B	$V_0 = -7.0V$		-157	-250	
	(Note 9)		$V_0 = 0V$		-115	-150	
			$V_{O} = V_{CC}$		112	150	
			$V_0 = +12V$		137	250	

**DS16F95A** 

Driver。
Priver。
Prive

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t <sub>DD</sub>	Differential Output Delay Time	R <sub>L</sub> = 60Ω, <i>Figure 3</i>	8.0	15	45	ns
t <sub>TD</sub>	Differential Output Transition Time		8.0	15	30	ns
t <sub>zH</sub>	Output Enable Time to High Level	R <sub>L</sub> = 110Ω, <i>Figure 4</i>		25	50	ns
t <sub>ZL</sub>	Output Enable Time to Low Level	R <sub>L</sub> = 110Ω, <i>Figure 5</i>		25	50	ns
t <sub>HZ</sub>	Output Disable Time from High Level	R <sub>L</sub> = 110Ω, <i>Figure 4</i>		20	80	ns
t <sub>LZ</sub>	Output Disable Time from Low Level	R <sub>L</sub> = 110Ω, <i>Figure 5</i>		20	80	ns
t <sub>LZL</sub>	Output Disable Time from Low Level with Load Resistor to GND	Load per <i>Figure 4</i> , Timing per <i>Figure 5</i>		300		ns
t <sub>SKEW</sub>	Skew (Pulse Width Distortion)	R <sub>L</sub> = 60Ω, <i>Figure 3</i>		1.0	12	ns

# Receiver Electrical Characteristics (Note 2, Note 3)

Over recommended supply voltage and operating temperature ranges, unless otherwise specified.

Symbol	Parameter	Cond	ditions	Min	Тур	Max	Units
V <sub>TH</sub>	Differential Input High	$V_0 = 2.7V, I_0 = -0.4 \text{ mA}$				0.0	V
	Threshold Voltage					0.2	v
V <sub>TL</sub>	Differential Input Low	$V_0 = 0.5V, I_0 = 2.0 \text{ mA}$		0.2			V
	Threshold Voltage (Note 6)			-0.2			v
$V_{T_+} - V_{T}$	Hysteresis ( <i>Note 7</i> )	$V_{CM} = 0V$		35	50		mV
V <sub>IH</sub>	Enable Input Voltage HIGH	RE		2.0			V
V <sub>IL</sub>	Enable Input Voltage LOW					0.8	V
V <sub>IC</sub>	Enable Input Clamp Voltage		I <sub>I</sub> = –18 mA		-0.8	-1.3	V
I <sub>IH</sub>	Input Current HIGH		V <sub>IH</sub> = 2.7V		1	20	μA
IIL	Input Current LOW		$V_{IL} = 0.4V$		-3	-50	μA
V <sub>OH</sub>	Output Voltage HIGH (RO)	$V_{ID} = 200 \text{ mV}, I_{OH} = -40$	00 μΑ, <i>Figure 2</i>	2.5	3.5		V
V <sub>OL</sub>	Output Voltage LOW (RO)	$V_{ID} = -200 \text{ mV}, I_{OL} = 2.$	0 mA, <i>Figure 2</i>		0.3	0.45	V
I <sub>os</sub>	Short Circuit Output Current (RO)	V <sub>O</sub> = 0V, (Note 9)		-15	-46	-85	mA
I <sub>oz</sub>	High Impedance State Output (RO)	$V_0 = 0.4V$ to 2.4V			0.2	±20	μA
I <sub>I</sub>	Line Input Current (Note 8)	A or B,	V <sub>1</sub> = +12V		0.57	1.5	
		Other Input = 0V	$V_{I} = -7.0V$		-0.43	-0.8	шА
R <sub>I</sub>	Input Resistance	A or B	DE = 0.4V	12	18	22	kΩ

# **過の空前の長く Wite 樹ing Characteristics** (Note 2)

Over recommended supply voltage and operating temperature ranges, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t <sub>PLH</sub>	Propagation Delay Time,	$V_{IN} = 0V$ to +3.0V $C_{L} = 15 \text{ pF},$	10	10	50	
	Low-to-High Level Output	Figure 6	10	19	50	ns
t <sub>PHL</sub>	Propagation Delay Time,		10	10	50	
	High-to-Low Level Output		10	19	50	ns
t <sub>zH</sub>	Output Enable Time to High Level	C <sub>L</sub> = 15 pF,		10	75	ns
t <sub>ZL</sub>	Output Enable Time to Low Level	Figure 7		12	75	ns
t <sub>HZ</sub>	Output Disable Time from High Level	C <sub>L</sub> = 5.0 pF, <i>Figure 7</i>		12	50	ns
t <sub>LZ</sub>	Output Disable Time from Low Level			12	50	ns
It <sub>PLH</sub> -t <sub>PHL</sub> I	Pulse Width Distortion (SKEW)	Figure 6		1.0	16	ns

#### Device Electrical Characteristics (Note 2, Note 3)

Over recommended supply voltage and operating temperature ranges, unless otherwise specified.

Symbol	Parameter	Conditions		Min	Тур	Max	Units
I <sub>cc</sub>	Supply Current (Total Package)	No Load,	$DE = 2V, \overline{RE} = 0.8V$		01 5	20	
		All Inputs Open	Outputs Enabled		21.5	20	
I <sub>ccx</sub>			DE = 0.8V, RE = 2V		16	25	ШA
			Outputs Disabled		10	25	

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of "Electrical Characteristics" provide conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the -55°C to +180°C temperature range for the DS16F95A. All typical values are given for  $V_{CC}$  = 5V and  $T_A$  = 25°C.

Note 3: All currents into the device pins are positive; all currents out of the device pins are negative. All voltages are referenced to ground unless otherwise specified.

**Note 4:**  $\Delta IV_{OD}I$  and  $\Delta IV_{OC}I$  are the changes in magnitude of  $V_{OD}$  and  $V_{OC}$ , respectively, that occur when the input is changed from a high level to a low level. **Note 5:** In TIA/EIA-422-B and TIA/EIA-485-A Standards,  $V_{OC}$ , which is the average of the two output voltages with respect to ground, is called output offset voltage,  $V_{OS}$ .

Note 6: The algebraic convention, where the less positive (more negative) limit is designated minimum, is used in this data sheet for common mode input voltage and threshold voltage levels only.

Note 7: Hysteresis is the difference between the positive-going input threshold voltage, V<sub>T</sub>+, and the negative-going input threshold voltage, V<sub>T</sub>-.

Note 8: Refer to TIA/EIA-485-A Standard for exact conditions.

Note 9: Only one output at a time should be shorted. Do not exceed maximum junction temperature recommendations. This device does not include thermal shutdown protection.

Note 10: Lifetime expectations for continuous operation at above 150 °C for more than 1000 hours should be verified with National Semiconductor Reliability Engineering. Reliability report available upon request.

Note 11: ESD Rating information: HBM >5kV A or B pin, all other pins > 1kV. MM > 600V A or B pin, all other pins > 50V, CDM >750V, IEC61000-4-2 (Power On or Off) > 2kV A or B pin.

## **Parameter Measurement Information**



FIGURE 1. Driver V<sub>OD</sub> and V<sub>OC</sub> (*Note 15*)





 $t_{SKEW} = |t_{PLHD} - t_{PHLD}|$ 







Note 12: The input pulse is supplied by a generator having the following characteristics: PRR = 1.0 MHz, 50% duty cycle,  $t_r \le 6.0$  ns,  $t_f \le 6.0$  ns,  $Z_0 = 50\Omega$ . Note 13:  $C_1$  includes probe and stray capacitance.

Note 14: DS16F95A Driver enable is Active-High.

Note 15: All diodes are 1N916 or equivalent.

Note 16: Testing at 20 pF assures conformance to 5 pF specification.

#### Functional Description 百间"DS16F95A"件以商 The DifferentialLine Driver levels shifts standard TTL/CMOS

The Differential Line Driver levels shifts standard TTL/CMOS levels to a differential voltage on the bus pins (A and B) that conform to RS-485. The driver is enabled when the DE pin is High. The driver is disabled when the DE pin is Low. The DI and DE pins should be driven or tied to the desired state, do not float. The differential driver is able to source and sink up to 60mA of output current. Care should be taken that the driver is not enabled into a fault condition where the package power dissipation capacity is exceeded. The DS16F95A features driver current limiting (see I<sub>OS</sub> specification) to protect from certain line faults where the amount of power is limited. This device is intended for use in rugged applications at elevated temperatures. It does not include a Thermal Shutdown feature commonly found on RS-485 transceivers.

The Differential line Receiver levels shifts the RS-485 levels to standard TTL/CMOS levels. The receiver is enabled when the  $\overline{\text{RE}}$  pin is Low. The receiver is disabled when the  $\overline{\text{RE}}$  pin is High. The  $\overline{\text{RE}}$  pin should be driven or tied to the desired state, do not float.

# **Typical Application**

A typical application is shown below. The RS-485 network may be a simple point-to-point connection with two nodes or a more complex one with up to 32 single unit load transceivers as shown above. Stub lengths off the main line should be kept as short as possible to minimize reflections. The line is terminated at both ends in its characteristic impedance (typically 100 or 120 Ohms). The RS-485 network is a bi-directional half duplex interface.

Being a multipoint bus, it is possible for all drivers to be disabled when one or more receivers are enabled. In this case, the receiver(s) is enabled when a valid differential voltage is not present and its output state is unknown. A common solution is to provide external failsafe biasing to bias the line to a known state such that the enabled receives will detect it correctly and idle with a static known state in this condition. See AN-847 for a discussion on Failsafe biasing of differential buses.

For extended temperature applications, maximum junction temperature should be calculated.  $T_{Jmax} = T_A + (ThetaJA)$  (Power Dissipation). Theta JA is the reciprocal of the derate term (1 / 8.7 mW/°C or 115 °C/W). Recommended maximum junction temperature for short duration operation is 200°C. See AN-336 for a discussion on thermal considerations.

For maximum performance, a few system / PCB recommendations are: drive the logic inputs (DI, DE,  $\overline{\text{RE}}$ ) with rail-to-rail levels. This will provide the maximum noise margins to the thresholds. A clean supply is also desirable, a 0.1µF capacitor is recommended to be placed near the V<sub>CC</sub> pin along with a bulk capacitor. The use of power and ground planes is also recommended. Stub lengths off the RS-485 interface should be minimized to limit reflections. Typical interconnect impedance is 100 Ohms.





查询"DS16F95A"供应商

# Notes

DS16F95A

# §询"DS16F95A"供应商

# Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at: www.national.com

Pro	oducts	Desig	n Support
Amplifiers	www.national.com/amplifiers	WEBENCH® Tools	www.national.com/webench
Audio	www.national.com/audio	App Notes	www.national.com/appnotes
Clock and Timing	www.national.com/timing	Reference Designs	www.national.com/refdesigns
Data Converters	www.national.com/adc	Samples	www.national.com/samples
Interface	www.national.com/interface	Eval Boards	www.national.com/evalboards
LVDS	www.national.com/lvds	Packaging	www.national.com/packaging
Power Management	www.national.com/power	Green Compliance	www.national.com/quality/green
Switching Regulators	www.national.com/switchers	Distributors	www.national.com/contacts
LDOs	www.national.com/ldo	Quality and Reliability	www.national.com/quality
LED Lighting	www.national.com/led	Feedback/Support	www.national.com/feedback
Voltage References	www.national.com/vref	Design Made Easy	www.national.com/easy
PowerWise® Solutions	www.national.com/powerwise	Applications & Markets	www.national.com/solutions
Serial Digital Interface (SDI)	www.national.com/sdi	Mil/Aero	www.national.com/milaero
Temperature Sensors	www.national.com/tempsensors	SolarMagic™	www.national.com/solarmagic
PLL/VCO	www.national.com/wireless	PowerWise® Design University	www.national.com/training

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

#### Copyright© 2010 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center Email: support@nsc.com Tel: 1-800-272-9959

National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com National Semiconductor Japan Technical Support Center Email: jpn.feedback@nsc.com