## NOR1562Ac NOP1562B

# High Performance Active Clamp/Reset PWM Controller

The NCP1562x is a family of voltage mode controllers designed for dc-dc converters requiring high-efficiency and low parts count. These controllers incorporate two in phase outputs with an overlap delay to prevent simultaneous conduction and facilitates soft switching. The main output is designed for driving a forward converter primary MOSFET. The secondary output is designed for driving an active clamp circuit MOSFET, a synchronous rectifier on the secondary side, or an asymmetric half bridge circuit.

The NCP1562 family reduces component count and system size by incorporating high accuracy on critical specifications such as maximum duty cycle limit, undervoltage detector and overcurrent threshold. Two distinctive features of the NCP1562 are soft–stop and a cycle skip current limit with a time threshold. Soft–stop circuitry powers down the converter in a controlled manner if a severe fault is detected. The cycle skip detector enables a soft–stop sequence if a continuous overcurrent condition is present.

Additional features found in the NCP1562 include line feed-forward, frequency synchronization up to 1.0 MHz, cycle-by-cycle current limit with leading edge blanking (LEB), independent under and overvoltage detectors, adjustable output overlap delay, programmable maximum duty cycle, internal startup circuit and soft-start.

#### **Features**


- Dual Control Outputs with Adjustable Overlap Delay
- >2.0 A Output Drive Capability
- Soft-Stop Powers Down Converter in a Controlled Manner
- Cycle-by-Cycle Current Limit
- Cycle Skip Initiated if Continuous Current Limit Condition Exists
- Voltage Mode Operation with Input Voltage Feedforward
- Fixed Frequency Operation up to 1.0 MHz
- Bidirectional Frequency Synchronization
- Independent Line Undervoltage and Overvoltage Detectors
- Accurate Programmable Maximum Duty Cycle Limit
- Programmable Maximum Volt-Second Product
- Programmable Soft-Start
- Internal 100 V Startup Circuit
- Precision 5.0 V Reference
- These are Pb-Free Devices\*

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.



#### ON Semiconductor®

http://onsemi.com



CASE 751B

x = Current Limit (A, B)
A = Assembly Location
WL, L = Wafer Lot
Y = Year

888888

#### **ORDERING INFORMATION**

WW, W = Work Week

See detailed ordering and shipping information in the package dimensions section on page 24 of this data sheet.

#### **Typical Applications**

- Telecommunications Power Converters
- Low Output Voltage Converters using Control Driven Synchronous Rectifier
- Industrial Power Converters
- 42 V Automotive System
- ATX Power Supplies




Figure 1. Detailed Block Diagram

## **查响FWNCFIPM PESCRIPTION** 立商

1 Vin Connect the input line voltage directly to this pin to enable the int current source supplies current from this pin to the capacitor con need for a startup resistor. The charge current is typically 10 mA.  2 UVOV Input supply voltage is scaled down and sampled by means of a for both undervoltage (UV) and overvoltage (OV) detection using The minimum and maximum input supply voltage thresholds are condition exists if the UVOV voltage is below 2.0 V and an OV of exceeds 3.0 V. The undervoltage threshold is trimmed during material allowing a tighter power stage design. Both the UV and OV detection allowing a tighter power stage design. Both the UV and OV detection transistor discharges the external capacitor every cycle. Once diagrounded until the next cycle begins.  4 CS Overcurrent sense input. If the CS voltage exceeds 0.2 V (or 0.5 operates in cycle—by—cycle current limit. Once a current limit pulse enabled. Internal leading edge blanking pulse prevents nuisance	nected to the $V_{AUX}$ pin, eliminating the Maximum input voltage is 100 V.  resistor divider. The same pin is used a novel architecture (patent pending). adjusted independently. A UV ondition exists if the UVOV voltage anufacturing to obtain $\pm 3\%$ accuracy ctors have a 100 mV hysteresis.
for both undervoltage (UV) and overvoltage (OV) detection using The minimum and maximum input supply voltage thresholds are condition exists if the UVOV voltage is below 2.0 V and an OV or exceeds 3.0 V. The undervoltage threshold is trimmed during mare allowing a tighter power stage design. Both the UV and OV detected and	g a novel architecture (patent pending). adjusted independently. A UV ondition exists if the UVOV voltage anufacturing to obtain ±3% accuracy ctors have a 100 mV hysteresis.  Drward Ramp. This ramp is used by the regulation. An internal pulldown
PWM comparator to set the duty cycle, thus providing direct line transistor discharges the external capacitor every cycle. Once di grounded until the next cycle begins.  4 CS Overcurrent sense input. If the CS voltage exceeds 0.2 V (or 0.5 operates in cycle–by–cycle current limit. Once a current limit puls	regulation. An internal pulldown
operates in cycle-by-cycle current limit. Once a current limit puls	g, <del>-</del>
The leading edge blanking is disabled during soft-start and output response to faults.	se is detected, the cycle skip timer is triggering during normal operation.
5 GND Control circuit ground. All control and timing components that con loop possible to this pin to improve noise immunity.	nnect to GND should have the shortest
An external R <sub>T</sub> -C <sub>T</sub> divider from V <sub>REF</sub> sets the operating frequency. The maximum operating frequency is 1.0 MHz. A sawtooth Ramp generated by sequentially charging and discharging C <sub>T</sub> . The peal accurately controlled to provide precise control of the duty cycle disabled during the C <sub>T</sub> discharge time.	p between 2.0 V and 3.0 V is k and valley of the Ramp are
7 SYNC Proprietary bidirectional frequency synchronization architecture a synchronize together. The lower frequency device becomes the external signal.	
8 V <sub>REF</sub> Precision 5.0 V reference. Maximum output current is 5.0 mA. It with a capacitor. The recommended capacitance range is between	
9 V <sub>EA</sub> The error signal from an external error amplifier is fed to this input Ramp. A series diode and resistor offset the voltage on this pin b Comparator inverting input. An internal pullup resistor allows dire	pefore it is applied to the PWM
10 SS A 10 μA current source charges the external capacitor connected during startup by comparing the voltage on this pin to the Feedfo conditions, the SS voltage is approximately 3.8 V. Once a UV, O' is detected, the SS capacitor is discharged in a controlled manned duty cycle is then slowly reduced until reaching 0%.	orward Ramp. Under steady state V, overtemperature or cycle skip fault
11 t <sub>D</sub> An external resistor between this pin and GND sets the overlap t transitions.	time delay between OUT1 and OUT2
The converter is disabled if a continuous overcurrent condition example and the time the converter is disabled are programmed by the care the cycle skip timer is enabled after a current limit fault is detective with a 100 μA source. If the overcurrent fault is removed before a capacitor is discharged with a 10 μA source. Once C <sub>CSKIP</sub> reaches soft—stop mode and C <sub>CSKIP</sub> is discharged with a 10 μA source. To C <sub>CSKIP</sub> reaches 0.5 V. If the condition resulting in overcurrent is a discharges to 0 V. Otherwise, it starts charging from 0.5 V, setting	apacitor ( $C_{CSKIP}$ ) connected to this pin. ed. Once enabled, $C_{CSKIP}$ is charged entering the soft–stop mode, the nes 3.0 V, the converter enters a The converter is re–enabled once cleared during this phase, $C_{CSKIP}$
13 OUT2 Secondary output of the PWM Controller. It can be used to drive synchronous rectifier topology, or both. OUT2 has an adjustable against OUT1. OUT2 has source and sink resistances of 12 $\Omega$ (to 1.0 A.	leading and trailing edge overlap delay
14 PGND Ground connection for OUT1 and OUT2. Tie to the power stage	return with a short loop.

## **ZINFUNCTION DESCRIPTION** TO OFFICIAL DESCRIPTION TO O

	TOOLDDINE	/ \(\frac{1-1}{2}\)
Pin	Symbol	Description
15	OUT1	Main output of the PWM Controller. OUT1 has a source resistance of 4.0 $\Omega$ (typ.) and a sink resistance of 2.5 $\Omega$ (typ.). OUT1 is designed to handle up to 2.5 A. OUT1 trails OUT2 during a low to high transition and leads OUT2 during a high to low transition.
16	V <sub>AUX</sub>	Positive input supply. This pin connects to an external capacitor for energy storage. An internal current source supplies current from $V_{in}$ to this pin. Once the voltage on $V_{AUX}$ reaches approximately 10.3 V, the current source turns OFF and the outputs are enabled. It turns ON again once $V_{AUX}$ falls to 8.0 V. If the bias current consumption exceeds the startup current, $V_{AUX}$ will continue to discharge. Once $V_{AUX}$ reaches 7.0 V, the outputs are disabled allowing $V_{AUX}$ to charge. During normal operation, power is supplied to the IC via this pin by means of an auxiliary winding. The startup circuit is disabled once the voltage on the $V_{AUX}$ pin exceeds 10.3 V. If the $V_{AUX}$ voltage drops below 1.2 V (typ), the startup current is reduced to 200 $\mu$ A.

MAXIMUM BATINGS (Notes 14878) 22-

<u> </u>	Symbol	Value	Unit
Line Voltage	V <sub>in</sub>	100	٧
Auxiliary Supply, OUT1, OUT2	V <sub>AUX</sub> , V <sub>outx</sub>	20	V
All Other Inputs/Outputs Voltage	V <sub>IO</sub>	10	V
All Other Inputs/Outputs Current	I <sub>IO</sub>	5.0	mA
5.0 V Reference Output Current	I <sub>REF</sub>	10	mA
5.0 V Reference Output Voltage	V <sub>REF</sub>	-0.3 to 6.0	٧
OUT1 Peak Output Current (D = 2%)	I <sub>out1</sub>	2.5	Α
OUT2 Peak Output Current (D = 2%)	I <sub>out2</sub>	1.0	Α
Operating Junction Temperature	TJ	-40 to +125	°C
Storage Temperature Range	T <sub>stg</sub>	-55 to +150	°C
Power Dissipation (T <sub>A</sub> = 25°C, 2.0 Oz Cu, 1.0 Sq Inch Printed Circuit Copper Clad) DT Suffix, Plastic Package Case 948F (TSSOP–16) D Suffix, Plastic Package Case 751B (SO–16)	P <sub>D</sub>	0.75 0.95	W
Thermal Resistance, Junction to Ambient (2.0 Oz Cu Printed Circuit Copper Clad) DT Suffix, Plastic Package Case 948F (TSSOP-16) 0.36 Sq In 1.0 Sq In D Suffix, Plastic Package Case 751B (SO-16) 0.36 Sq In 1.0 Sq In	R <sub>θJA</sub>	155 133 120 105	°C/W

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Pins 2-16: Human Body Model 2000 V per MIL-STD-883, Method 3015. Machine Model Method 160 V.

Pin 1 is the HV startup of the device and is rated to the max rating of the part, or 100 V.

2. This device contains Latchup protection and exceeds  $\pm$  100 mA per JEDEC Standard JESD78.

<sup>1.</sup> This device series contains ESD protection and exceeds the following tests:

**ΣΙΕΡΤΙΚΙΔΙΕΡ** ( $V_{in} = 48 \text{ V}, V_{AUX} = 12 \text{ V}, V_{UVOV} = 2.3 \text{ V}, V_{EA} = \text{open}, V_{CSKIP} = 0 \text{ V}, V_{CS} = 0 \text{ V}, V_{SS} = \text{open}, V_{CSKIP} = 13.3 \text{ k}\Omega, C_{AUX} = 10 \text{ μF}, C_{T} = 470 \text{ pF}, C_{out1} = C_{out2} = 100 \text{ pF}, C_{UVOV} = 0.01 \text{ μF}, C_{CSKIP} = 6800 \text{ pF}, R_{D} = 25 \text{ k}\Omega, R_{SYNC} = 5.0 \text{ k}\Omega, C_{REF} = 0.1 \text{ μF}, R_{FF} = 29.4 \text{ k}\Omega, C_{FF} = 470 \text{ pF}. For typical values T_{J} = 25^{\circ}\text{C}, for min/max values, T_{J} is <math>-40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ , unless otherwise noted.)

Characteristic	Symbol	Min	Тур	Max	Unit
STARTUP CONTROL AND V <sub>AUX</sub> REGULATOR			•		
$\begin{split} &V_{AUX} \text{ Regulation } (V_{UVOV} = 0 \text{ V}) \\ &\text{Inhibit Threshold Voltage} \\ &\text{Startup Threshold/V}_{AUX} \text{ Regulation Peak } (V_{AUX} \text{ Increasing)} \\ &\text{Operating V}_{AUX} \text{ Valley Voltage} \\ &\text{Minimum Operating V}_{AUX} \text{ Valley Voltage after Turn-On} \\ &(V_{UVOV} = 2.3 \text{ V}, V_{EA} = 0 \text{ V}) \end{split}$	V <sub>inhibit</sub> V <sub>AUX(on)</sub> V <sub>AUX(off1)</sub> V <sub>AUX(off2)</sub>	9.65 7.42 6.50	1.15 10.3 8.0 7.0	1.5 10.97 8.48 7.42	V
Minimum Startup Voltage (Pin 1) $I_{AUX} = 1.0 \text{ mA}, V_{AUX} = V_{AUX(on)} - 0.2 \text{ V}$	V <sub>start(min)</sub>	_	_	23.2	V
Inhibit Bias Current V <sub>AUX</sub> = 0 V	l <sub>inhibit</sub>	70	170	270	μΑ
Startup Circuit Output Current  VAUX = V <sub>inhibit</sub> + 0.2 V  VAUX = V <sub>AUX(on)</sub> - 0.2 V	I <sub>start1</sub>	7.16 4.03	9.3 6.1	11.3 8.1	mA
Startup Circuit Off–State Leakage Current ( $V_{in}$ = 200 V, $V_{UVOV}$ = 0 V) $T_J$ = 25°C $T_J$ = -40°C to 125°C	Istart(off)	1	25 -	50 100	μΑ
Startup Circuit Breakdown Voltage (Note 3) $I_{start(off)} = 50 \ \mu\text{A}, \ T_J = 125 ^{\circ}\text{C}$	V <sub>BR(DS)</sub>	100	-		V
Auxiliary Supply Current after $V_{AUX}$ Turn-On Outputs Disabled $V_{UVOV} = 0 \text{ V}$ $V_{EA} = 0 \text{ V}$ Outputs Enabled $V_{EA} = 4.0 \text{ V}$	laux1 laux2 laux3	-	3.0 4.2 5.5	3.6 4.94 7.0	mA
LINE UNDER/OVERVOLTAGE DETECTOR	•		· I	l .	
Undervoltage Threshold (V <sub>in</sub> Increasing)	V <sub>UV</sub>	1.979	2.05	2.116	V
Undervoltage Hysteresis	V <sub>UV(H)</sub>	0.074	0.093	0.118	٧
Undervoltage Ratio (V <sub>UV(H)</sub> /V <sub>UV</sub> )	V <sub>UV(ratio)</sub>	3.65	4.50	5.62	%
Overvoltage Threshold (V <sub>in</sub> Increasing)	V <sub>OV</sub>	2.80	2.95	3.10	V
Overvoltage Hysteresis	V <sub>OV(H)</sub>	0.075	0.093	0.127	V
Offset Current (V <sub>UVOV</sub> = 2.8 V)	I <sub>offset(UVOV)</sub>	38	48	58	μΑ
Offset Current Turn ON Threshold ( $\pm 5\%$ , $I_{offset(UVOV)} = 40 \mu A$ )	V <sub>offset(UVOV)</sub>	2.4	2.6	2.8	V
LINE FEEDFORWARD					
Peak Voltage (Volt-Second Clamp)	V <sub>FF(peak)</sub>	2.8	3.0	3.2	V
Discharge Current (V <sub>FF</sub> = 0.5 V, V <sub>SS</sub> = 0 V)	I <sub>FF(D)</sub>	8.5	_	=	mA
Offset Voltage (V <sub>FF</sub> = 0 V, Ramp Down V <sub>SS</sub> )	V <sub>offset(FF)</sub>	0.118	0.185	0.268	V
Feedforward Offset Minus Soft-Stop Reset Voltage	$\Delta_{(FF-SS)}$	7	70	183	mV

<sup>3.</sup> Guaranteed by design only.

**ΣΕΓΟΝΙΟΝΙS ENDING CONTINUED** ( $V_{in} = 48 \text{ V}, V_{AUX} = 12 \text{ V}, V_{UVOV} = 2.3 \text{ V}, V_{EA} = \text{open}, V_{CSKIP} = 0 \text{ V}, V_{CS} = 0 \text{ V}, V_{SS} = \text{open}, R_T = 13.3 \text{ k}\Omega, C_{AUX} = 10 \text{ μF}, C_T = 470 \text{ pF}, C_{out1} = C_{out2} = 100 \text{ pF}, C_{UVOV} = 0.01 \text{ μF}, C_{CSKIP} = 6800 \text{ pF}, R_D = 25 \text{ k}\Omega, R_{SYNC} = 5.0 \text{ k}\Omega, C_{REF} = 0.1 \text{ μF}, R_{FF} = 29.4 \text{ k}\Omega, C_{FF} = 470 \text{ pF}. For typical values } T_J = 25^{\circ}\text{C}, \text{ for min/max values}, T_J \text{ is } -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}, \text{ unless otherwise noted.}$ 

Characteristic	Symbol	Min	Тур	Max	Unit
CURRENT LIMIT AND THERMAL SHUTDOWN	· '		· ·		•
Cycle-by-Cycle Threshold Voltage (V <sub>out</sub> = 10 V) NCP1562A NCP1562B	V <sub>ILIM</sub>	191 476	203 495	217 512	mV
Propagation Delay to Output ( $V_{CS} = V_{ILIM}$ to 1.0 V, LEB Disabled, $V_{out} = 10$ V) $T_J = 25^{\circ}C$ $T_J = -40^{\circ}C$ to $125^{\circ}C$	t <sub>ILIM</sub>	<u>-</u>	78 _	90 110	ns
Thermal Shutdown Threshold (Junction Temperature Increasing, Note 4)	T <sub>SHDN</sub>	-	160	-	°C
Thermal Shutdown Hysteresis (Temperature Decreasing, Note 4)	T <sub>H</sub>	_	25	-	°C
LEADING EDGE BLANKING					•
Offset Voltage	V <sub>LEB(offset)</sub>	_	10	_	mV
Blanking Time	t <sub>LEB</sub>	50	80	110	ns
V <sub>EA</sub> Threshold the Disables LEB (Measured together with t <sub>LEB</sub> )	V <sub>LEB(dis)</sub>	4.1	-	=	V
CYCLE SKIP CURRENT LIMIT MODE					
Charge Current (V <sub>CSKIP</sub> = 1.25 V)	I <sub>CSKIP(C)</sub>	70	90	111	μΑ
Discharge Current (V <sub>CSKIP</sub> = 1.25 V)	I <sub>CSKIP(D)</sub>	6.5	8.6	11	μΑ
Number of Pulses to Exit Cycle Skip Mode	Pulse <sub>CSKIP</sub>	-	3	-	_
Upper Threshold Voltage (Ramp up V <sub>CSKIP</sub> , V <sub>CS</sub> = 1.0 V)	V <sub>CSKIP(peak)</sub>	2.83	3.03	3.24	V
Lower Threshold Voltage (Ramp down V <sub>CSKIP</sub> )	V <sub>CSKIP(valley)</sub>	0.39	0.465	0.52	V
Threshold Voltage Hysteresis	V <sub>CSKIP(H)</sub>	-	2.5	-	V
5.0 V REFERENCE					
Output Voltage (I <sub>REF</sub> = 0 mA)	$V_{REF}$	4.9	5.0	5.1	V
Load Regulation (I <sub>REF</sub> = 0 to 5.0 mA)	V <sub>REF(Load)</sub>	_	16	50	mV
Line Regulation (V <sub>AUX</sub> = 7.5 to 20 V, I <sub>REF</sub> = 0 mA)	V <sub>REF(line)</sub>	_	10	50	mV
Discharge Current (V <sub>UVOV</sub> = 0 V, V <sub>REF</sub> = 2.5 V)	I <sub>REF(D)</sub>	3.8	_	_	mA
OSCILLATOR					
Frequency $T_J = 25^{\circ}C$ $T_J = -40^{\circ}C$ to $125^{\circ}C$	fosc	222 211.2	246 _	272.2 277.2	kHz
Peak Voltage	V <sub>RTCT(peak)</sub>	-	2.95	-	V
Valley Voltage	V <sub>RTCT(valley)</sub>	-	2.1	-	V
Discharge Current (V <sub>RTCT</sub> = 2.3 V)	I <sub>RTCT</sub>	-	490	-	μΑ
Maximum Operating Frequency (Note 4)	f <sub>MAX</sub>	1.0	-	=	MHz
Duty Cycle ( $R_D = 25 \text{ k}\Omega$ )	D	58.5	62.0	64.7	%
Adjustable Maximum Duty Cycle (Note 4)	D <sub>MAX</sub>	85	_	-	%

<sup>4.</sup> Guaranteed by design only.

**ΣΙΕΡ ΤΙΣΑΙΣΕΙ (continued)** ( $V_{in} = 48 \text{ V}$ ,  $V_{AUX} = 12 \text{ V}$ ,  $V_{UVOV} = 2.3 \text{ V}$ ,  $V_{EA} = \text{open}$ ,  $V_{CSKIP} = 0 \text{ V}$ ,  $V_{CS} = 0 \text{ V}$ ,  $V_{SS} = \text{open}$ ,  $R_T = 13.3 \text{ k}\Omega$ ,  $C_{AUX} = 10 \text{ μF}$ ,  $C_T = 470 \text{ pF}$ ,  $C_{out1} = C_{out2} = 100 \text{ pF}$ ,  $C_{UVOV} = 0.01 \text{ μF}$ ,  $C_{CSKIP} = 6800 \text{ pF}$ ,  $R_D = 25 \text{ k}\Omega$ ,  $R_{SYNC} = 5.0 \text{ k}\Omega$ ,  $C_{REF} = 0.1 \text{ μF}$ ,  $R_{FF} = 29.4 \text{ k}\Omega$ ,  $C_{FF} = 470 \text{ pF}$ . For typical values  $T_J = 25^{\circ}\text{C}$ , for min/max values,  $T_J = 40^{\circ}\text{C}$  to 125°C, unless otherwise noted.)

Characteristic	Symbol	Min	Тур	Max	Unit
SYNCHRONIZATION					
Output Pulse Width	t <sub>O(SYNC)</sub>	70	110	_	ns
Output Voltage High (R <sub>SYNC</sub> = ∞)	V <sub>H(SYNC)</sub>	-	4.3	-	V
Sync Threshold Voltage (Note 5)	V <sub>SYNC</sub>	3.5	_	-	V
Sync Input Pulse Width (V <sub>SYNC</sub> = 3.5 V)	t <sub>SYNC</sub>	-	_	t <sub>O(SYNC)min</sub>	ns
Maximum Sync Frequency (Note 5)	f <sub>SYNC</sub>	_	_	1.0	MHz
Source Current (Note 5)	I <sub>SYNC(D)</sub>	-	1.0	-	mA
SOFT-START/STOP			•	•	
Charge Current (V <sub>SS</sub> = 1.6 V)	I <sub>SS(C)</sub>	8.3	10.2	13.1	μА
Discharge Current (V <sub>UVOV</sub> = 0 V, V <sub>SS</sub> = 1.6 V)	I <sub>SS(D)</sub>	72	95	115	μΑ
Soft-Stop Reset Voltage (V <sub>FF</sub> = 0 V)	V <sub>reset(SS)</sub>	-	115	-	mV
OUTPUTS			*		
Overlap Time Delay (Tested at 50% of Waveform) Leading Trailing	<sup>t</sup> D(leading) <sup>t</sup> D(trailing)	37 72	45 90	- -	ns
Output Voltage (I <sub>OUT</sub> = 0 mA, Note 5) Low State High State	V <sub>OL</sub> V <sub>OH</sub>	_ 11.8	_ _	0.25 -	V
Drive Resistance (FT ONLY)  OUT1 Sink ( $V_{RTCT} = 4.0 \text{ V}$ , $V_{out1} = 1.0 \text{ V}$ ) $T_J = 25^{\circ}\text{C}$ $T_J = -40^{\circ}\text{C}$ to $125^{\circ}\text{C}$ OUT1 Source ( $V_{RTCT} = 2.5 \text{ V}$ , $V_{out1} = 11 \text{ V}$ )	R <sub>SNK1</sub>	- -	2.8	3.6 5.03	Ω
$T_J = 25$ °C $T_J = -40$ °C to 125°C	R <sub>SRC1</sub>	_ _	4.7 -	5.75 7.45	
OUT2 Sink ( $V_{RTCT} = 4.0 \text{ V}$ , $V_{out2} = 1.0 \text{ V}$ ) $T_J = 25^{\circ}\text{C}$ $T_J = -40^{\circ}\text{C}$ to 125°C OUT2 Source ( $V_{RTCT} = 2.5 \text{ V}$ , $V_{out2} = 11 \text{ V}$ )	R <sub>SNK2</sub>	<u> </u>	11.4 _	12.7 20.0	
$T_J = 25$ °C $T_J = -40$ °C to 125°C	0102	_ _	11.6 -	13.5 20.0	
Rise Time (10% to 90%, $C_{out1}$ = 2200 pF, $C_{out2}$ = 220 pF) OUT1 OUT2	t <sub>r1</sub> t <sub>r2</sub>	<u>-</u>	26 19	_ _	ns
Fall Time (90% to 10%, $C_{out1}$ = 2200 pF, $C_{out2}$ = 220 pF) OUT1 OUT2	t <sub>f1</sub> t <sub>f2</sub>	<del>-</del> -	10 10	<u> </u>	ns
PWM COMPARATOR					
Input Resistance	R <sub>IN(VEA)</sub>	14	25	50	kΩ
Lower Input Threshold	V <sub>EA(L)</sub>	0.48	0.83	1.04	V
Delay to Output (From V <sub>OH</sub> to 0.5 V <sub>OH</sub> )	t <sub>PWM</sub>	_	100	-	ns

<sup>5.</sup> Guaranteed by design only.




Figure 2. Startup Circuit Inhibit Voltage Threshold vs. Junction Temperature




Figure 3. Auxiliary Supply Voltage Thresholds vs. Junction Temperature




Figure 4. Startup Current vs. Junction Temperature




Figure 5. Startup Current vs. Supply Voltage




Figure 6. Startup Circuit Leakage Current vs. Input Voltage




Figure 7. Auxiliary Supply Current vs. Junction Temperature




Figure 8. Supply Current vs. Supply Voltage




Figure 9. Line Under/Overvoltage Thresholds vs. Junction Temperature




Figure 10. Line Under/Overvoltage Hysteresis vs. Junction Temperature




Figure 11. UVOV Offset Current vs. Junction Temperature




Figure 12. FF Discharge Current vs. Junction Temperature




Figure 13. FF Offset and SS Reset Voltages vs. Junction Temperature




Figure 14. Feedforward Peak Voltage vs. Junction Temperature




Figure 15. Current Limit Threshold Voltage vs. Junction Temperature




Figure 16. Current Limit Propagation Delay vs. Junction Temperature




Figure 17. Leading Edge Blanking Time vs. Junction Temperature




Figure 18. Cycle Skip Charge Current vs. Junction Temperature




Figure 19. Cycle Skip Discharge Current vs. Junction Temperature




Figure 20. Cycle Skip Voltage Thresholds vs. Junction Temperature




Figure 21. Reference Voltage vs. Junction Temperature




Figure 22. V<sub>REF</sub> Discharge Current vs. Junction Temperature




Figure 23. Oscillator Frequency vs. Junction Temperature




Figure 24. Oscillator Frequency vs. Timing Resistor




Figure 25. Duty Cycle vs. Timing Resistor




Figure 26. Duty Cycle vs. Junction Temperature




Figure 27. Soft-Start/Stop Charge and Discharge Currents vs. Junction Temperature




Figure 28. Overlap Time Delay vs. Delay Resistor




Figure 29. Overlap Time Delay vs. Junction Temperature

#### 询"NCP1562BDR2G"供应商 R<sub>SNK/SRC</sub>, OUTPUT 1 DRIVE RESISTANCE 👘 9 $V_{AUX} = 12 V$ 8 7 6 SOURCE, Vout1 = 11 V 5 4 3 2 SINK, $V_{out1} = 1 V$ -50 -25 25 75 100 125 150 T<sub>J</sub>, JUNCTION TEMPERATURE (°C)

Figure 30. Output 1 Drive Resistance vs. Junction Temperature




Figure 31. Output 2 Drive Resistance vs. Junction Temperature




Figure 32. V<sub>EA</sub> Input Resistance vs. Junction Temperature




Figure 33. PWM Comparator Lower Input Threshold vs. Junction Temperature

## 查询"NCP1562BDR2G"供应商 DETAILED OPERATING DESCRIPTION

The NCP1562x is a family of voltage mode controllers designed for dc-dc converters requiring high-efficiency and low parts count. These controllers incorporate two in phase outputs with an adjustable overlap delay. The main output is designed for driving a forward converter primary MOSFET. The secondary output is designed for driving an active clamp circuit MOSFET, a synchronous rectifier on the secondary side, or an asymmetric half bridge circuit.

Two distinctive features of the NCP1562 are the soft-stop and a cycle skip overcurrent detector with a time threshold. The soft-stop powers down the converter in a controlled manner after a fault is detected. The cycle skip timer disables the converter if a continuous overcurrent condition is present.

The NCP1562 reduces component count and system size by incorporating high accuracy on critical specifications such as programmable maximum duty cycle, undervoltage detector and overcurrent threshold. Additional features found in the NCP1562 include line feedforward, bidirectional frequency synchronization up to 1.0 MHz, cycle-by-cycle current limit with leading edge blanking (LEB), independent under and overvoltage detectors, internal startup circuit and soft-start.

#### **SOFT-STOP AND SOFT-START**

The NCP1562 incorporates a novel soft–stop and soft–start architecture that combines soft–start and soft–stop functions on a single pin.

Soft–stop reduces the duty cycle until it reaches 0% once a fault is detected. By slowly reducing the duty cycle during power down, the active clamp capacitor ( $C_{clamp}$ ) is discharged. This prevents oscillations between the power transformer and  $C_{clamp}$ , and ensures the converter turns off in a predictable state.

Soft-start slowly increases the duty cycle during power up allowing the controller to gradually reach steady state operation. Combined, both features reduce system stress and power surges.

The duty cycle is controlled by comparing the SS capacitor voltage ( $V_{SS}$ ) to the Feedforward (FF) Ramp. Soft–start or soft–stop is implemented by slowly charging or discharging the capacitor on the SS pin. OUT1 is disabled once the FF Ramp exceeds  $V_{SS}$ . The soft–start charge current is 10  $\mu$ A and the soft–stop discharge current is 100  $\mu$ A, guaranteeing a faster turn OFF time.

The converter enters a soft-stop sequence if an undervoltage, overvoltage, cycle skip or thermal shutdown condition is detected. Once the converter enters the soft-stop mode, it will stay in soft-stop mode until  $V_{SS}$  reaches 0.2 V even if the fault is removed prior to reaching 0.2 V.

The preset 1:10 charge:discharge ratio can be reduced by placing an external resistor between the  $V_{REF}$  and SS pins. The resistor should be sized such that the total charge

current does not exceed  $100 \mu A$ . Otherwise the converter will not be able to complete a soft–stop sequence.

Depending on the converter state, a soft-stop sequence is handled differently to ensure the fastest response time and prevent system malfunction. If a soft-stop sequence starts before V<sub>SS</sub> exceeds the maximum voltage clamp of the FF Ramp (typ. 3.0 V) and the PWM Comparator (V<sub>EA</sub>) is not yet controlling the duty cycle, a controlled discharge of C<sub>SS</sub> commences immediately, as shown in Figure 34. However, if V<sub>EA</sub> is controlling the duty cycle, C<sub>SS</sub> is discharged until soft-stop sets a duty cycle equal to the duty cycle set by V<sub>EA</sub>. A controlled discharge commences afterwards, as shown in Figure 35. If VSS exceeds the FF Ramp and the V<sub>EA</sub> is not controlling the duty cycle, V<sub>SS</sub> is forced to the peak voltage of the FF Ramp, before starting a controlled discharge of C<sub>SS</sub>, as shown in Figure 36. The duty cycle set at the beginning of the soft-stop event never exceeds the duty cycle prior to the soft-stop event.




Figure 34. Soft-Stop Before Soft-Start is Complete and V<sub>EA</sub> is Open.




Figure 35. Soft-Stop Behavior when V<sub>EA</sub> Controls the Duty Cycle.




Figure 36. Soft-Stop Behavior After Soft-Start is Complete and V<sub>EA</sub> is Open.

If the voltage on the  $V_{AUX}$  pin reaches  $V_{AUX(off2)}$ ,  $C_{SS}$  is immediately discharged and the outputs are disabled.  $V_{SS}$  should not be pulled up or down externally.

#### **CURRENT LIMIT**

The NCP1562 has two overcurrent modes, cycle-by-cycle and cycle skip, providing the best protection during momentary and continuous overcurrent conditions.

#### Cycle-by-Cycle

In cycle-by-cycle, the conduction period ends once the voltage on the CS pin reaches the current limit voltage threshold ( $V_{\rm ILIM}$ ). The NCP1562A has a  $V_{\rm ILIM}$  of 0.2 V and the NCP1562B has a  $V_{\rm ILIM}$  of 0.5 V.

#### Cycle Skip

Traditionally, a voltage on the CS higher than  $V_{ILIM}$  has been used to trigger a cycle skip fault. Unfortunately, the fast response time of modern controllers makes it hard to reach a voltage on the CS pin higher than  $V_{ILIM}$ .

Instead of using a higher voltage threshold to detect a cycle skip fault, the NCP1562 uses a timer. It monitors the current limit comparator and if a continuous cycle-by-cycle current limit condition exists the converter is disabled. The time to disable the converter and the time the converter is disabled are programmed by the capacitor on the CSKIP pin,  $C_{\text{CSKIP}}$ 

The cycle skip detection circuit charges  $C_{CSKIP}$  with a continuous 100  $\mu A$  current once cycle-by-cycle current limit fault is detected. If the current limit fault persists,  $C_{CSKIP}$  continues to charge until reaching the cycle skip upper threshold ( $V_{CSKIP(peak)}$ ) of 3.0 V. Once reached, the converter enters the soft-stop mode and  $C_{CSKIP}$  is discharged with a constant 10  $\mu A$  current. A new soft-start sequence commences once  $C_{CSKIP}$  reaches the lower cycle skip threshold ( $V_{CSKIP(valley)}$ ) of 0.5 V. If the overcurrent condition is still present, the capacitor starts charging on the next current limit event. Otherwise,  $C_{CSKIP}$  is discharged down to 0 V.

The cycle skip capacitor provides a means of remembering previous overcurrent conditions. If a continuous overcurrent condition is removed before reaching  $V_{CSKIP(peak)}$ ,  $C_{CSKIP}$  starts a controlled discharge. If the continuous overcurrent fault is once again detected before  $C_{CSKIP}$  is completely discharged,  $C_{CSKIP}$  charges from its existing voltage level, taking less time to reach  $V_{CSKIP(peak)}$ . Figure 37 shows operating waveforms during a continuous overcurrent condition. For optimal operation, the cycle skip discharge time should be longer than the soft–stop period.




Figure 37. Cycle Skip Waveforms

In some instances it may be desired to latch (instead of auto re-start) the NCPTS62 after a cycle skip event is detected. This can be easily achieved by adding an external latch. Figures 35 and 36 show an implementation of an integrated and a discrete latch, respectively. In general the circuits work by pulling CSKIP to V<sub>REF</sub>, preventing it from reaching V<sub>CSKIP(valley)</sub> once the CSKIP voltage reaches the turn on threshold of the latch. The external latch is cleared by bringing the UVOV voltage below V<sub>UV</sub> and disabling V<sub>REF</sub>.




Figure 38. External Latch Implemented using ON Semiconductor's MiniGate™ Buffer

The latch in Figure 38 consists of a TTL level tri-state output buffer from ON Semiconductor's MiniGate <sup>™</sup> family. The enable (OE) and output (OUTY) terminals are connected to CSKIP and the  $V_{CC}$  and INA pins are connected to  $V_{REF}$ . The output of the buffer is in a high impedance mode when OE is low. Once a continuous current limit condition is detected, the CSKIP timer is enabled and CSKIP begins charging. Once the voltage on CSKIP reaches the enable threshold of the buffer, the output of the buffer is pulled to  $V_{REF}$ , latching the CSKIP timer. The OE threshold of the buffer is typically 1.5 V.




Figure 39. External Latch Implemented using Discrete N and P-Channel MOSFETs

A latch implemented using discrete N and P-channel MOSFETs is shown in Figure 39. The latch is enabled once the CSKIP voltage reaches the threshold of M1. Once M1 turns on, it pulls low the gate of M2. CSKIP is then pulled to  $V_{REF}$  by M2. It is important to size  $R_{pull-up}$  correctly. If  $R_{pull-up}$  is too big, it will not keep M2 off while  $V_{REF}$  charges. This will cause the controller to latch during initial power-up. In this particular implementation the turn on threshold of M1 is 2 V and  $R_{pull-up}$  is sized to 24.9 k $\Omega$ .

#### Leading Edge Blanking

The current sense signal is prone to leading edge spikes caused by the power switch transitions. The current signal is usually filtered using an RC low–pass filter to avoid premature triggering of the current limit circuit. However, the low pass filter will inevitably change the shape of the current pulse and also add cost and complexity. The NCP1562 uses LEB circuitry that blocks out the first 70 ns (typ) of each current pulse. This removes the leading edge spikes without altering the current waveform. The blanking period is disabled during soft–start as the blanking period may be longer than the startup duty cycle. It is also disabled if the output of the Saturation Comparator is low, indicating that the output is not yet in regulation. This occurs during power up or during an output overload condition.

#### Supply Voltage and Startup Circuit

The NCP1562 internal startup regulator eliminates the need for external startup components. In addition, this regulator increases the efficiency of the supply as it uses no power when in the normal mode of operation, but instead uses power supplied by an auxiliary winding. The NCP1562 incorporates an optimized startup circuit that reduces the requirement of the supply capacitor, particularly important in size constrained applications.

The startup regulator consists of a constant current source that supplies current from the input line voltage  $(V_{in})$  to the supply capacitor on the  $V_{AUX}$  pin  $(C_{AUX})$ . The startup current  $(I_{start})$  is typically 10 mA.

Once C<sub>AUX</sub> is charged to 10.3 V (V<sub>AUX(on)</sub>), the startup regulator is disabled and the outputs are enabled if there are no UV, OV, cycle skip or thermal shutdown faults. The startup regulator remains disabled until the lower voltage threshold  $(V_{AUX(off1)})$  of 8.0 V is reached. Once reached, the startup circuit is enabled. If the bias current requirement out of C<sub>AUX</sub> is greater than the startup current, V<sub>AUX</sub> will discharge until reaching the lower voltage threshold  $(V_{AUX(off2)})$  of 7.0 V. Upon reaching  $V_{AUX(off2)}$ , the outputs are disabled. Once the outputs are disabled, the bias current of the IC is reduced, allowing V<sub>AUX</sub> to charge back up. This mode of operation allows a dramatic reduction in the size of C<sub>AUX</sub> as not all the power required for startup needs to be stored by CAUX. This mode of operation is known as Dynamic Self Supply (DSS). Figure 40 shows the relationship between VAUX(on), VAUX(off1), VAUX(off2) and UV. As shown in Figure 40, the outputs are not enabled until the UV fault is removed and  $V_{AUX}$  reaches  $V_{AUX(on)}$ .




Figure 40. Startup Circuit Waveforms

The startup regulator is disabled by biasing  $V_{AUX}$  above  $V_{AUX(on)}$ . This feature allows the NCP1562 to operate from an independent 12 V supply. If operating from an independent supply, the  $V_{in}$  and  $V_{AUX}$  pins should be connected together. The independent supply should maintain  $V_{AUX}$  above  $V_{AUX(on)}$ . Otherwise, the Output Latch will not be SET and the outputs will remain OFF after a fault condition is removed.

The startup circuit sources current into the  $V_{AUX}$  pin. It is recommended to place a diode between  $C_{AUX}$  and the auxiliary supply as shown in Figure 41. This allows the NCP1562 to charge  $C_{AUX}$  while preventing the startup regulator from sourcing current into the auxiliary supply.




Figure 41. Recommended V<sub>AUX</sub> Configuration

 $C_{AUX}$  provides power to the controller while operating in the self-bias or DSS mode. During the converter powerup,  $C_{AUX}$  must be sized such that a  $V_{AUX}$  voltage greater than  $V_{AUX(off2)}$  is maintained while the auxiliary supply voltage is building up. Otherwise,  $V_{AUX}$  will collapse and the controller will turn OFF. Also, the  $V_{AUX}$  discharge time (from 10.3 V to 7.0 V) must be greater that the soft-start charge period to assure the converter turns

ON. The IC bias current, gate charge load on the outputs, and the 5.0~V reference load must be considered to correctly size  $C_{AUX}$ . The current consumption due to external gate charge is calculated using Equation 1.

$$I_{AUX(gate charge)} = f \cdot Q_G$$
 (eq. 1)

where, f is the operating frequency and Q<sub>G</sub> is the gate charge.

An internal supervisory circuit monitors  $V_{AUX}$  and prevents excessive power dissipation if the  $V_{AUX}$  pin is accidentally shorted. While  $V_{AUX}$  is below 1.2 V, the startup circuit is disabled and a current source ( $I_{inhibit}$ ) charges  $V_{AUX}$  with a minimum current of 50  $\mu A$ . Once  $V_{AUX}$  reaches 1.2 V the startup circuit is enabled. Therefore it is imperative that  $V_{AUX}$  is not loaded (driver, resistor divider, etc.) with more than 50  $\mu A$  while  $V_{AUX}$  is below 1.2 V. Otherwise,  $V_{AUX}$  will not charge. If a load greater than 50  $\mu A$  is present, a resistor can be placed between the  $V_{in}$  and  $V_{AUX}$  pins to help charge  $V_{AUX}$  to 1.2 V.

The startup circuit is rated at a maximum voltage of 100 V. If the device operates in the DSS mode, power dissipation should be controlled to avoid exceeding the maximum power dissipation of the controller. If dissipation on the controller is excessive, a resistor can be placed in series with the  $V_{in}$  pin. This will reduce power dissipation on the controller and transfer it to the series resistor.

#### Line Under/Overvoltage Detector

The same pin is used for both line undervoltage (UV) and overvoltage (OV) detection using a novel architecture

chatent pending. This architecture allows both the UV and OV levels to be set independently. Both the UV and OV detectors have a 100 mV hysteresis.

The line voltage is sampled using a resistor divider as shown in Figure 42.




Figure 42. Line UVOV Detectors

A UV condition exists if the UVOV voltage is below  $V_{UV}$ , typically 2.0 V. The ratio of R1 and R2 determines the UV turn threshold. Once the UVOV voltage exceeds 2.5 V, an internal current source ( $I_{offset(UVOV)}$ ) sinks 50  $\mu A$  into the UVOV pin. This will clamp the UVOV voltage at 2.5 V while the current across R1 is less than  $I_{offset(UVOV)}$ . If the input voltage continues to increase, the 50  $\mu A$  source will be overridden and the voltage at the UVOV pin will increase. An OV condition exists if the UVOV voltage exceeds  $V_{OV}$ , typically 3.0 V. Figure 43 shows the relationship between UVOV and  $V_{in}$ .




Figure 43. UVOV Detectors Typical Waveforms

While the internal current source is disabled, the UVOV voltage is solely determined by the ratio of R1 and R2. The input voltage at which the converter turns ON is given by

Equation 1. Once the internal current source is enabled, the absolute value of R1 together with the ratio of R1 and R2 determine the turn OFF threshold as shown in Equation 2.

$$V_{in(UV)} = V_{UV} \times \frac{(R_1 + R_2)}{R_2}$$
 (eq. 1)

$$V_{in(OV)} = V_{OV} \frac{(R_1 + R_2)}{R_2} + (I_{offset(UVOV)} \times R1)$$
(eq. 2)

The undervoltage threshold is trimmed during manufacturing to obtain  $\pm 3\%$  accuracy allowing a tighter power stage design.

Once the line voltage is within the operating range, and  $V_{AUX}$  reaches  $V_{AUX(on)}$ , the outputs are enabled and a soft–start sequence commences. If a UV or OV fault is detected afterwards, the converter enters a soft–stop mode.

A small capacitor is required (>1000 pF) from the UVOV pin to GND to prevent oscillation of the UVOV pin and filter line transients.

#### Line Feedforward

The NCP1562 incorporates line feedforward (FF) to limit the maximum volt–second product. It is the line voltage times the ON time. This limit prevent saturation of the transformer in forward and flyback topologies. Another advantage of feedforward is a controller frequency gain independent of line voltage. A constant gain facilitates frequency compensation of the converter.

Feedforward is implemented by generating a ramp proportional to  $V_{in}$  and comparing it to the error signal. The error signal solely controls the duty cycle while the input voltage is fixed. If the line voltage changes, the FF Ramp slope changes and duty cycle is immediately adjusted instead of waiting for the change to propagate around the feedback loop and be reflected back on the error signal.

The FF Ramp is generated with an R–C ( $R_{FF}C_{FF}$ ) divider from the input line as shown in Figure 44. The divider is selected such that the FF Ramp reaches 3.0 V in the desired maximum ON time. The FF Ramp terminates by effectively grounding  $C_{FF}$  during the converter OFF time. This can be triggered by the FF Ramp reaching 3.0 V, or any other condition that limits the duty cycle.




Figure 44. Feed Forward Ramp Generation

The FF pin is effectively grounded during power or during standby mode to prevent the FF pin from charging up to  $V_{\text{in}}$ .

The minimum value of Regis determined by the FF ramp discharge current ( $I_{FF(D)}$ ). The current through  $R_{FF}$  ( $I_{RFF}$ ) should be at least ten times smaller than  $I_{FF(D)}$  for a sharp FF Ramp transition. Equations 3 and 4 are used to determine  $R_{FF}$  and  $C_{FF}$ .

$$\frac{Vin}{10 \times IFF(D)} \le RFF$$
 (eq. 3)

$$C_{FF} = \frac{D}{\ln\left(\frac{V_{in}}{V_{in} - 3 V}\right) \times f \times R_{FF}}$$
 (eq. 4)

where, f is the operating frequency. It is recommended to bias the FF circuit with enough current to provide good noise immunity.

#### **PWM Comparator**

In steady state operation, the PWM Comparator adjusts the duty cycle by comparing the error signal to the FF Ramp. The error signal is fed into the  $V_{EA}$  pin. The  $V_{EA}$  pin can be driven directly with an optocoupler without the need of an external pullup resistor as shown in Figure 45. In some instances, it may be required to have a pullup resistor smaller than the internal resistor (R4) to adjust the gain of the isolation stage. This is easily accomplished by connecting an external resistor (REA) in parallel with R4.  $R_{EA}$  is connected between the  $V_{REF}$  and  $V_{EA}$  pins. The effective pullup resistance is the parallel combination of R4 and  $R_{EA}$ .




Figure 45. Optocoupler Driving VEA Input

The drive of the  $V_{EA}$  pin is simplified by internally incorporating a series diode and resistor. The series diode provides a 0.7 V offset between the  $V_{EA}$  input and the PWM Comparator inverting input. It allows reaching zero duty cycle without the need of pulling the  $V_{EA}$  pin all the way to GND. The outputs are enabled if the  $V_{EA}$  voltage is approximately 0.5 V above the valley of the FF Ramp.

#### Outputs

The NCP1562 has two in-phase output drivers with an adjustable overlap delay ( $t_D$ ). The main output, OUT1, has a source resistance of 4.0  $\Omega$  (typ) and a sink resistance of 2.5  $\Omega$  (typ). The secondary output, OUT2, has a source and a sink resistance of 12  $\Omega$  (typ). OUT1 is rated at a maximum of 2.0 A and OUT2 is rated at a maximum of

1.0 A. If a higher drive capability is required, an external driver stage can be easily added as shown in Figure 46.




Figure 46. Discrete Boost Drive Stage

OUT1 drives the main MOSFET, and OUT2 drives a low side P-Channel active clamp MOSFET. A high side N-Channel active clamp MOSFET or a synchronous rectifier can also be driven by inverting OUT2. OUT2 is purposely sized smaller than OUT1 because the active clamp MOSFET only sees the magnetizing current. Therefore, a smaller active clamp MOSFET with less input capacitance can be used compared to the main switch.

Once  $V_{AUX}$  reaches  $V_{AUX(on)}$  (typically 10.3 V), the internal startup circuit is disabled and the outputs are enabled if no faults are present. Otherwise, the outputs remain disabled until the fault is removed and  $V_{AUX}$  reaches  $V_{AUX(on)}$ . The outputs are disabled after a soft–stop sequence if  $V_{AUX}$  is below  $V_{AUX(on)}$  or if  $V_{AUX}$  reaches 7.0 V.

The outputs are biased directly from  $V_{AUX}$  and their high state voltage is approximately  $V_{AUX}$ . Therefore, the auxiliary supply voltage should not exceed the maximum gate voltage of the main or active clamp MOSFET.

The high current drive capability of the outputs will generate inductance-induced spikes if inductance is not reduced on the outputs. This can be done by reducing the connection length between the drivers and their loads and using wide connections.

### **Overlap Delay**

The overlap delay prevents simultaneous conduction of the main and active clamp MOSFETs. The secondary output, OUT2, precedes OUT1 during a low to high transition and trails OUT1 during a high to low transition. Figure 47 shows the relationship between OUT1 and OUT2.




Figure 47. Output Timing Diagram

The output exertan delay is adjusted by connecting a resistor,  $R_D$ , from the  $t_D$  pin to ground. The overlap delay is proportional to  $R_D$ . A minimum delay of 20 ns is obtained by grounding the  $t_D$  pin.

The leading delay is purposely made longer than the trailing delay. This allows the user to optimize the delay for the turn on transition of the main switch and ensures the active clamp switch always exhibits zero volt switching.

#### **Analog and Power Ground (PGND)**

The NCP1562 has an analog ground, GND, and a power ground, PGND, terminal. GND is used for analog connections such as V<sub>REF</sub>, R<sub>T</sub>C<sub>T</sub>, feedforward among others. PGND is used for high current connections such as the internal output drivers. It is recommended to have independent analog and power ground planes and connect them at a single point, preferably at the ground terminal of the system. This will prevent high current flowing on PGND from injecting noise in GND. The PGND connection should be as short and wide as possible to reduce inductance—induced spikes.

#### Oscillator

The oscillator frequency and maximum duty cycle are set by an  $R_TC_T$  divider from  $V_{REF}$  as shown in Figure 48. A 500  $\mu$ A current source ( $I_{RTCT}$ ) discharges the timing capacitor ( $C_T$ ) upon reaching its peak threshold ( $V_{RTCT(peak)}$ ), typically 3.0 V. Once  $C_T$  reaches its valley

voltage ( $V_{RTCT(valley)}$ ), typically 2.0 V,  $I_{RTCT}$  turns OFF allowing  $C_T$  to charge back up through  $R_T$ . The resulting waveform on the RTCT pin has a sawtooth like shape.




Figure 48. Oscillator Configuration

OUT2 is set high once  $V_{RTCT(valley)}$  is reached, followed by OUT1 delayed by the overlap delay. Once  $V_{RTCT(peak)}$  is reached, OUT1 goes low, followed by OUT2 delayed by  $t_D$ .

The duty cycle is the  $C_T$  charge time  $(t_{RTCT(C)})$  minus the overlap delay over the total charge and discharge  $(t_{RTCT(D)})$  times. The charge and discharge times are calculated using Equations 5 and 6. However, these equations are an approximation as they do not take into account the propagation delays of the internal comparator.

$$t_{RTCT(C)} = R_T C_T \times In \left( \frac{V_{RTCT(valley)} - V_{REF}}{V_{RTCT(peak)} - V_{REF}} \right)$$
 (eq. 5)

$$t_{RTCT(D)} = R_{T}C_{T} \times In \left( \frac{(I_{RTCT} \times R_{T}) + V_{RTCT(peak)} - V_{REF}}{(I_{RTCT} \times R_{T}) + V_{RTCT(valley)} - V_{REF}} \right)$$
(eq. 6)

The duty cycle, D, is given by Equation 7.

$$D = \frac{tRTCT(C)^{-t}D}{tRTCT(C) + tRTCT(D)}$$
 (eq. 7)

Substituting Equations 5, 6, and 7, and after a little algebraic manipulation and replacing values, it simplifies to:

$$D = \frac{In \binom{VRTCT(valley) - VREF}{VRTCT(peak) - VREF} - \frac{t_D}{RTCT}}{In \binom{VRTCT(yeak) - VREF}{VRTCT(peak) - VREF}} \times \frac{(IRTCT \times RT) + VRTCT(peak) - VREF}{(IRTCT + VRTCT(valley) - VREF}}$$
 (eq. 8)

It can be observed that D is set by  $R_T$ ,  $C_T$  and  $t_D$ . This equation has two variables and can be solved iteratively. In general, the time delay is a small portion of the ON time and can be ignored as a first approximation.  $R_T$  is then selected

to achieve a given duty cycle. Once the  $R_T$  is selected,  $C_T$  is chosen to obtain the desired operating frequency using Equation 9.

$$f = \frac{1}{\mathsf{R}_\mathsf{T}\mathsf{C}_\mathsf{T} \times \mathsf{In}\left(\frac{\mathsf{V}_\mathsf{RTCT}(\mathsf{valley}) - \mathsf{V}_\mathsf{REF}}{\mathsf{V}_\mathsf{RTCT}(\mathsf{peak}) - \mathsf{V}_\mathsf{REF}} \times \frac{(\mathsf{I}_\mathsf{RTCT} \times \mathsf{R}_\mathsf{T}) + \mathsf{V}_\mathsf{RTCT}(\mathsf{peak}) - \mathsf{V}_\mathsf{REF}}{(\mathsf{I}_\mathsf{RTCT} \times \mathsf{R}_\mathsf{T}) + \mathsf{V}_\mathsf{RTCT}(\mathsf{valley}) - \mathsf{V}_\mathsf{REF}}\right)}$$
(eq. 9)

Figures 23 through 26 show the frequency and duty cycle variation vs  $R_T$  for several  $C_T$  values.  $R_T$  should not be less than 6.0 k $\Omega$ . Otherwise, the  $R_TC_T$  charge current will exceed the pulldown current and the oscillator will be in an undefined state.

#### **Synchronization**

A proprietary bidirectional frequency synchronization architecture allows multiple NCP1562 to synchronize in a master–slave configuration. It can synchronize to frequencies above or below the free running frequency.

The SYNC pin is in a high impedance mode during the charging of the RTCT Ramp. In this period the oscillator accepts an external SYNC pulse. If no pulse is detected upon reaching the peak of the RTCT Ramp, a 100 ns SYNC pulse is generated. The SYNC pulse is generated by internally pulling the SYNC pin to V<sub>REF</sub>. The peak voltage of the SYNC pin is typically 4.3 V. Once the 100 ns timer expires, the pin goes back into a high impedance mode and an external resistor is required for pulldown as shown in Figure 49.




Figure 49. SYNC Pulse

The slew rate of the sync pin is determined by the pin capacitance and external pulldown resistor. The maximum source current of the SYNC pin is 1.0 mA. The resistor is sized to allow the SYNC pin to discharge before the start of the next cycle.

If an external pulse is received on the SYNC pin before the internal pulse is generated, the controller enters the slave mode of operation. Once operation in slave mode commences,  $C_T$  begins discharging and the  $R_TC_T$  Ramp upper threshold is increased to 4.0 V.

If a controller in slave mode does not receive a sync pulse before reaching the  $R_TC_T$  Ramp peak voltage (4.0 V), the upper threshold is reset back to 3.0 V and the converter reverts to operation in master mode. To guarantee the converter stays in slave mode, the minimum clock period of the master controller has to be less than the  $R_TC_T$  charge time from 2.0 V to 4.0 V.

Two NCP1562's are synchronized by connecting their SYNC pins together. The first device that generates a sync pulse during powerup becomes the master. A diode connected as shown in Figure 50 can be used to permanently set one controller as the master. The diode prevents the master from receiving the SYNC pulse of the slave controller.




Figure 50. Master-Slave Configuration

#### 5.0 V Reference

The NCP1562 has a precision 5.0 V reference output. It is a buffered version of the internal reference. The 5.0 V reference is biased directly from  $V_{AUX}$  and it can supply up to 5.0 mA. Load regulation is 50 mV and line regulation is 100 mV within the specified operating range.

It is required to bypass the reference with a capacitor. The capacitor is used for compensation of the internal regulator and high frequency noise filtering. The capacitor should be placed across the  $V_{REF}$  and GND pins. In most applications a 0.1  $\mu F$  will suffice. A bigger capacitor may be required to reduce the voltage ripple caused by the oscillator current. The recommended capacitor range is between 0.047  $\mu F$  and 1.0  $\mu F$ .


During powerup, the 5.0 V reference is enabled once  $V_{AUX}$  reaches  $V_{AUX(on)}$  and a UV fault is not present. Otherwise, the reference is enabled once the UV fault is removed and  $V_{AUX}$  reaches  $V_{AUX(on)}$ .

Once a UV fault is detected after the reference has been enabled, the reference is disabled after the soft-stop sequence is complete if the UV fault is still present. If the UV fault is removed before soft-stop is complete, the reference is not disabled.

#### **Application Information**

ON Semiconductor provides an electronic design tool, a demonstration board and an application note to facilitate design of the NCP1562 and reduce development cycle time. All the tools can be downloaded or ordered at www.onsemi.com.

The electronic design tool allows the user to easily determine most of the system parameters of an active clamp forward converter. The tool evaluates the power and active clamp stages as well as the frequency response of the system. The tool is used to design a converter for a 48 V telecom system. The converter delivers 100 W at 3.3 V. The circuit schematic is shown in Figure 51. The converter design is described in Application Note AND8273/D.



# 查询"NCP1562BDR2G"供应商


Device	Package	Current Limit	Shipping†
NCP1562ADBR2G	TSSOP-16 (Pb-Free)	200 mV	2500 Tape & Reel
NCP1562BDBR2G	TSSOP-16 (Pb-Free)	500 mV	2500 Tape & Reel
NCP1562ADR2G	SO-16 (Pb-Free)	200 mV	2500 Tape & Reel
NCP1562BDR2G	SO-16 (Pb-Free)	500 mV	2500 Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

## 查询"NCP1562BDR2G"供应商

#### **PACKAGE DIMENSIONS**

#### TSSOP-16 **DT SUFFIX** CASE 948F-01 **ISSUE A**




- FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT
- MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION. TERMINAL NUMBERS ARE SHOWN FOR BEFERENCE ONLY
- REFERENCE ONLY.
  DIMENSION A AND B ARE TO BE
  DETERMINED AT DATUM PLANE -W-.

	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	4.90	5.10	0.193	0.200
В	4.30	4.50	0.169	0.177
С		1.20		0.047
D	0.05	0.15	0.002	0.006
F	0.50	0.75	0.020	0.030
G	0.65 BSC		0.026 BSC	
Н	0.18	0.28	0.007	0.011
J	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
K	0.19	0.30	0.007	0.012
K1	0.19	0.25	0.007	0.010
L		BSC	0.252	BSC
M	0 °	QΟ	0 °	QΟ

## 查询"NCP1562BDR2G"供应商

#### PACKAGE DIMENSIONS

#### SO-16 **D SUFFIX** CASE 751B-05 **ISSUE J**



#### NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- ANSI 114.3M, 1992.
  CONTROLLING DIMENSION: MILLIMETER.
  DIMENSIONS A AND B DO NOT INCLUDE
  MOLD PROTRUSION.
  MAXIMUM MOLD PROTRUSION 0.15 (0.006)
- PER SIDE.
  DIMENSION D DOES NOT INCLUDE DAMBAR
- PROTRUSION. ALLOWABLE DAMBAR
  PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	METERS	INC	HES	
DIM	MIN MAX MIN		MIN	MAX	
Α	9.80	10.00	0.386	0.393	
В	3.80	4.00	0.150	0.157	
С	1.35	1.75	0.054	0.068	
D	0.35	0.49	0.014	0.019	
F	0.40	1.25	0.016	0.049	
G	1.27 BSC		0.050	BSC	
J	0.19	0.25	0.008	0.009	
K	0.10	0.25	0.004	0.009	
M	0°	7°	0°	7°	
Р	5.80	6.20	0.229	0.244	
R	0.25	0.50	0.010	0.019	

The products described herein (NCP1562), may be covered by one or more of the following U.S. patents: 6,771,138. There may be other patents pending.

ON Semiconductor and una are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative