# High Frequency 100 mA CMOS Charge Pump, Inverter/Doubler

#### Description

The CAT661 is a charge-pump voltage converter. It can invert a positive input voltage to a negative output. Only two external capacitors are needed. With a guaranteed 100 mA output current capability, the CAT661 can replace a switching regulator and its inductor. Lower EMI is achieved due to the absence of an inductor.

In addition, the CAT661 can double a voltage supplied from a battery or power supply. Inputs from 2.5 V to 5.5 V will yield a doubled, 5 V to 11 V output.

A Frequency Control pin (BOOST/FC) is provided to select either a high (typically 135 kHz) or low (25 kHz) internal oscillator frequency, thus allowing quiescent current vs. capacitor size trade-offs to be made. The 135 kHz frequency is selected when the FC pin is connected to V+. The operating frequency can also be adjusted with an external capacitor at the OSC pin or by driving OSC with an external clock.

Both 8-pin DIP and SO packages are available. For die availability, contact ON Semiconductor marketing.

The CAT661 can replace the MAX660 and the LTC660 in applications where higher oscillator frequency and smaller capacitors are needed. In addition, the CAT661 is pin compatible with the 7660/1044, offering an easy upgrade for applications with 100 mA loads.

#### **Features**

- Converts V+ to V- or V+ to 2V+
- Low Output Resistance,  $10 \Omega$  Max.
- High Power Efficiency
- Selectable Charge Pump Frequency of 25 kHz or 135 kHz;
   Optimize Capacitor Size
- Low Quiescent Current
- Pin-compatible to MAX660, LTC660 with Higher Frequency Operation
- Available in 8-pin SOIC and DIP Packages
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

#### **Applications**

- Negative Voltage Generator
- Voltage Doubler
- Voltage Splitter
- Low EMI Power Source
- GaAs FET Biasing
- Lithium Battery Power Supply
- Instrumentation
- LCD Contrast Bias
- Cellular Phones, Pagers



#### ON Semiconductor®


http://onsemi.com






SOIC-8 V SUFFIX CASE 751BD PDIP-8 L SUFFIX CASE 646AA

#### **PIN CONFIGURATION**



#### **MARKING DIAGRAMS**





661ELA = CAT661ELA 661EVA = CAT661EVA or CAT661EVA-T3

#### ORDERING INFORMATION

Device	Package	Shipping
CAT661ELA	PDIP-8 (Pb-Free)	50 / Tube
CAT661EVA	SOIC-8 (Pb-Free)	100 / Tube
CAT661EVA-T3	SOIC-8 (Pb-Free)	3,000 / Tape & Reel

## **查馆也Application**供应商




Figure 1. Voltage Inverter

Figure 2. Positive Voltage Doubler

#### **Table 1. PIN DESCRIPTIONS**

			Circuit Configuratio	n	
Pin Number	Name		Inverter Mode	Doubler Mode	
1	Boost/FC	Frequency Control for the internal oscillator. With an external oscillator BOOST/FC has no effect.		Same as inverter.	
		Boost/FC	Oscillator Frequency	Oscillator Frequency	
		Open	25 kHz typical, 10 kHz minimum	40 kHz typical	
		V+	135 kHz typical, 80 kHz minimum	135 kHz typical, 40 kHz minimum	
2	CAP+	Charge Pump Cap	pacitor. Positive terminal.	Same as inverter.	
3	GND	Power Supply Gro	ound.	Power supply. Positive voltage input.	
4	CAP-	Charge pump capacitor. Negative terminal.		Same as inverter.	
5	OUT	Output for negative voltage.		Power supply ground.	
6	LV	Low-Voltage selection pin. When the input voltage is less than 3 V, connect LV to GND. For input voltages above 3 V, LV may be connected to GND or left open. If OSC is driven externally, connect LV to GND.		LV must be tied to OUT for all input voltages.	
7	OSC	Oscillator control input. An external capacitor can be connected to lower the oscillator frequency. An external oscillator can drive OSC and set the chip operating frequency. The charge–pump frequency is one–half the frequency at OSC.		Same as inverter. Do not overdrive OSC in doubling mode. Standard logic levels will not be suitable. See the applications section for additional information.	
8	V+	Power supply. Pos	sitive voltage input.	Positive voltage output.	

### 查帕 C. A P SO LUTE MAX MUM RATINGS

Parameters	Ratings	Units
V+ to GND	6	V
Input Voltage (Pins 1, 6 and 7)	-0.3 to (V+ + 0.3)	V
BOOST/FC and OSC Input Voltage	The least negative of (Out $-0.3$ V) or (V+ $-6$ V) to (V+ $+0.3$ V)	V
Output Short-circuit Duration to GND (OUT may be shorted to GND for 1 sec without damage but shorting OUT to V+ should be avoided.)	1	sec.
Continuous Power Dissipation (T <sub>A</sub> = 70°C) Plastic DIP SO TDFN	730 500 1	mW mW W
Storage Temperature	-65 to +160	°C
Lead Soldering Temperature (10 sec)	300	°C
ESD Rating – Human Body Model	2000	V
Operating Ambient Temperature Range	-40 to +85	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

NOTE: T<sub>A</sub> = Ambient Temperature

**Table 3. ELECTRICAL CHARACTERISTICS** (V+ = 5 V, C1 = C2 = 100  $\mu$ F, Boost/FC = Open, C<sub>OSC</sub> = 0 pF, and Test Circuit is Figure 3 unless otherwise noted. Temperature is  $T_A = T_{AMIN}$  to  $T_{AMAX}$  unless otherwise noted.)

Parameter	Symbol	Conditions	Min	Тур	Max	Units
Supply Voltage	VS	Inverter: LV = Open, $R_L = 1 \text{ k}\Omega$	3.0		5.5	V
		Inverter: LV = GND, $R_L = 1 \text{ k}\Omega$	1.5		5.5	
		Doubler: LV = OUT, $R_L$ = 1 $k\Omega$	2.5		5.5	
Supply Current	IS	BOOST/FC = open, LV = Open		0.2	0.5	mA
		BOOST/FC = V+, LV = Open		1	3	
Output Current	IOUT	OUT is more negative than -4 V	100			mA
Output Resistance	RO	C1 = C2 = 10 $\mu F$ BOOST/FC = V+ (C1, C2 ESR $\leq$ 0.5 $\Omega$ )		3.5	10	Ω
		C1 = C2 = 100 μF (Note 2)		3.5	10	
Oscillator Frequency	FOSC	BOOST/FC = Open	10	25		kHz
(Note 3)		BOOST/FC = V+	80	135		
OSC Input Current	IOSC	BOOST/FC = Open BOOST/FC = V+		±2 ±10		μА
Power Efficiency	y PE	$R_L$ = 1 $k\Omega$ connected between V+ and OUT, $T_A$ = 25°C (Doubler)	96	98		%
		$R_L$ = 500 $\Omega$ connected between GND and OUT, $T_A$ = 25°C (Inverter)	92	96		
		I <sub>L</sub> = 100 mA to GND, T <sub>A</sub> = 25°C (Inverter)		88		
Voltage Conversion Efficiency	VEFF	No load, T <sub>A</sub> = 25°C	99	99.9		%

<sup>1.</sup> In Figure 3, test circuit electrolytic capacitors C1 and C2 are 100  $\mu$ F and have 0.2  $\Omega$  maximum ESR. Higher ESR levels may reduce efficiency and output voltage.

<sup>2.</sup> The output resistance is a combination of the internal switch resistance and the external capacitor ESR. For maximum voltage and efficiency keep external capacitor ESR under 0.2 Ω.

<sup>3.</sup> FOSC is tested with  $C_{OSC}$  = 100 pF to minimize test fixture loading. The test is correlated back to  $C_{OSC}$  = 0 pF to simulate the capacitance at OSC when the device is inserted into a test socket without an external  $C_{OSC}$ .

## **資間等** Aryester D"供应商





Figure 3. Test Circuit Voltage Inverter

#### TYPICAL OPERATING CHARACTERISTICS

(Typical characteristic curves are generated using the test circuit in Figure 3. Inverter test conditions are: V+ = 5 V, LV = GND, BOOST/FC = Open and  $T_A = 25$ °C unless otherwise indicated. Note that the charge-pump frequency is one-half the oscillator frequency.)




INPUT VOLTAGE (V)

Figure 6. Output Resistance vs. Input Voltage

TEMPERATURE (°C) Figure 7. Output Resistance vs. Temperature (50  $\Omega$  Load)




#### **TYPICAL OPERATING CHARACTERISTICS**



1.0 0.8 0.8 0.6 0.4 0.2 0.2 0 20 40 60 80 100 LOAD CURRENT (mA)

Figure 8. Inverted Output Voltage vs. Load,  $V+=5\ V$ 

Figure 9. Output Voltage Drop vs. Load Current







Figure 10. Oscillator Frequency vs. Supply Voltage

Figure 11. Oscillator Frequency vs. Supply Voltage







Figure 12. Supply Current vs. Oscillator Frequency

Figure 13. Efficiency vs. Load Current

## 增情。RepublerD"供应商



#### TYPICAL OPERATING CHARACTERISTICS

(Typical characteristic curves are generated using the circuit in Figure 14. Doubler test conditions are: V+ = 5 V, LV = GND, BOOST/FC = Open and  $T_A = 25^{\circ}\text{C}$  unless otherwise indicated.)




Figure 15. Supply Current vs. Input Voltage (No Load)




Figure 16. Output Resistance vs. Input Voltage




Figure 17. Supply Current vs. Oscillator Frequency




Figure 18. Output Voltage Drop vs. Load Current

## 查明 Ction Information商

#### **Circuit Description and Operating Theory**

The CAT661 switches capacitors to invert or double an input voltage.

Figure 19 shows a simple switch capacitor circuit. In position 1 capacitor C1 is charged to voltage V1. The total charge on C1 is Q1 = C1V1. When the switch moves to position 2, the input capacitor C1 is discharged to voltage V2. After discharge, the charge on C1 is Q2 = C1V2.

The charge transferred is:

$$\Delta Q = Q1 - Q2 = C1 \times (V1 - V2)$$

If the switch is cycled "F" times per second, the current (charge transfer per unit time) is:

$$I = F \times \Delta Q = F \times C1 (V1 - V2)$$

Rearranging in terms of impedance:

$$I = \frac{(V1 - V2)}{(1/FC1)} = \frac{V1 - V2}{REQ}$$

The 1/FC1 term can be modeled as an equivalent impedance REQ. A simple equivalent circuit is shown in




Figure 19. Switched-Capacitor Building Block

Figure 20. This circuit does not include the switch resistance nor does it include output voltage ripple. It does allow one to understand the switch-capacitor topology and make prudent engineering tradeoffs.

For example, power conversion efficiency is set by the output impedance, which consists of REQ and switch resistance. As switching frequency is decreased, REQ, the 1/FC1 term, will dominate the output impedance, causing higher voltage losses and decreased efficiency. As the frequency is increased quiescent current increases. At high frequency this current becomes significant and the power efficiency degrades.

The oscillator is designed to operate where voltage losses are a minimum. With external 150  $\mu$ F capacitors, the internal switch resistances and the Equivalent Series Resistance (ESR) of the external capacitors determine the effective output impedance.

A block diagram of the CAT661 is shown in Figure 21.




Figure 20. Switched-Capacitor Equivalent Circuit

Oscillator Frequency Control

from an external source. Figure 22 shows a functional diagram of the oscillator circuit.

The CAT661 oscillator has four control modes:

Table 4.

BOOST/FC Pin Connection	OSC Pin Connection	Nominal Oscillator Frequency
Open	Open	25 kHz
BOOST/FC = V+	Open	135 kHz
Open or BOOST/FC = V+	External Capacitor	-
Open	External Clock	Frequency of external clock

If BOOST/FC and OSC are left floating (Open), the nominal oscillator frequency is 25 kHz. The pump frequency is one-half the oscillator frequency.

By connecting the BOOST/FC pin to V+, the charge and discharge currents are increased, and the frequency is increased by approximately 6 times. Increasing the frequency will decrease the output impedance and ripple currents. This can be an advantage at high load currents. Increasing the frequency raises quiescent current but allows smaller capacitance values for C1 and C2.

If pin 7, OSC, is loaded with an external capacitor the frequency is lowered. By using the BOOST/FC pin and an external capacitor at OSC, the operating frequency can be set.

Note that the frequency appearing at CAP+ or CAP- is one-half that of the oscillator.

Driving the CAT661 from an external frequency source can be easily achieved by driving Pin 7 and leaving the BOOST pin open, as shown in Figure 22. The output current from Pin 7 is small, typically 1  $\mu A$  to 8  $\mu A$ , so a CMOS can drive the OSC pin. For 5 V applications, a TTL logic gate can be used if an external 100 k $\Omega$  pull–up resistor is used as shown in Figure 23.




Figure 21. CAT661 Block Diagram

losses, especially at high load currents. The exact values of C1 and C2 are not critical but low ESR capacitors are necessary.

The ESR of capacitor C1, the pump capacitor, can have a pronounced effect on the output. C1 currents are approximately twice the output current and losses occur on both the charge and discharge cycle. The ESR effects are thus multiplied by four. A 0.5  $\Omega$  ESR for C1 will have the same effect as a 2  $\Omega$  increase in CAT661 output impedance.

Output voltage ripple is determined by the value of C2 and the load current. C2 is charged and discharged at a current roughly equal to the load current. The internal switching frequency is one-half the oscillator frequency.

 $VRIPPLE = IOUT/(FOSC \times C2) + IOUT \times ESRC2$ 

For example, with a 25 kHz oscillator frequency (12.5 kHz switching frequency), a 150 µF C2 capacitor with an ESR of  $0.2 \Omega$  and a 100 mA load peak-to-peak ripple voltage is 45 mV.

Table 5. VRIPPLE vs. FOSC

VI	RIPPLE (mV)	IOUT (mA)	FOSC (kHz)	C2 (μF)	C2 ESR (Ω)
	45	100	25	150	0.2
	25	100	135	150	0.2




Figure 22. Oscillator

Figure 23. External Clocking

Capacitor Suppliers ## The following manufacturers supply low-ESR capacitors:

**Table 6. CAPACITOR SUPPLIERS** 

Manufacturer	Capacitor Type	Phone	WEB	Email	Comments
AVX/Kyocera	TPS/TPS3	843-448-9411	www.avxcorp.com	avx@avxcorp.com	Tantalum
Vishay/Sprague	595	402-563-6866	www.vishay.com	-	Aluminum
Sanyo	MV-AX, UGX	619-661-6835	www.sanyo.com	Svcsales@sanyo.com	Aluminum
Nichicon	F55	847-843-7500	www.nichicon-us.com	-	Tantalum
	HC/HD				Aluminum

Capacitor manufacturers continually introduce new series and offer different package styles. It is recommended that before a design is finalized capacitor manufacturers should be surveyed for their latest product offerings.

#### **Controlling Loss in CAT661 Applications**

There are three primary sources of voltage loss:

1. Output resistance:

VLOSS = ILOAD x ROUT, where ROUT is the CAT661 output resistance and ILOAD is the load current.

2. Charge pump (C1) capacitor ESR:

VLOSSC1  $\approx$  4 x ESRC1 x ILOAD, where ESRC1 is the ESR of capacitor C1.

3. Output or reservoir (C2) capacitor ESR:

VLOSSC2 = ESRC2 x ILOAD, where ESRC2 is the ESR of capacitor C2.

Increasing the value of C2 and/or decreasing its ESR will reduce noise and ripple.

The effective output impedance of a CAT661 circuit is approximately:

Rcircuit ≈ Rout 661 + (4 × ESRC1) + ESRC2

## Typical Application 集应商

#### Voltage Inversion Positive-to-Negative

The CAT661 easily provides a negative supply voltage from a positive supply in the system. Figure 24 shows a typical circuit. The LV pin may be left floating for positive input voltages at or above 3.3 V.




Figure 24. Voltage Inverter

#### **Positive Voltage Doubler**

The voltage doubler circuit shown in Figure 25 gives  $V_{OUT} = 2 \times V_{IN}$  for input voltages from 2.5 V to 5.5 V.




Figure 25. Voltage Doubler

Precision Voltage Divider Aprecision Voltage Divider is shown in Figure 26. With load currents under 100 nA, the voltage at pin 2 will be within 0.002% of V+/2.





Figure 26. Precision Voltage Divider (Load ≤ 100 nA)

#### **Battery Voltage Splitter**

Positive and negative voltages that track each other can be obtained from a battery. Figure 27 shows how a 9 V battery can provide symmetrical positive and negative voltages equal to one-half the battery voltage.



http://onsemi.com

Cascade Operation for Higher Negative Voltages

The Caron can be exceeded as shown in Figure 28 to generate more negative voltage levels. The output resistance is approximately the sum of the individual CAT661 output resistance.

 $V_{OUT} = -N \times V_{IN}$ , where N represents the number of cascaded devices.




Figure 28. Cascading to Increase Output Voltage

#### **Parallel Operation**

Paralleling CAT661 devices will lower output resistance. As shown in Figure 29, each device requires its own pump capacitor, C2, but the output reservoir capacitor is shared with all devices. The value of C2 should be increased by a factor of N, where N is the number of devices.

$$ROUT = \frac{ROUT \text{ (of CAT661)}}{N \text{ (NUMBER OF DEVICES)}}$$





Figure 29. Reduce Output Resistance BY Paralleling Devices

## 查询"CAT661-D"供应商


#### **PACKAGE DIMENSIONS**

**SOIC 8, 150 mils** CASE 751BD-01 ISSUE O




SYMBOL	MIN	NOM	MAX
Α	1.35		1.75
A1	0.10		0.25
b	0.33		0.51
С	0.19		0.25
D	4.80		5.00
Е	5.80		6.20
E1	3.80		4.00
е		1.27 BSC	
h	0.25		0.50
L	0.40		1.27
θ	0°		8°

**TOP VIEW** 



SIDE VIEW



**END VIEW** 


#### Notes:

- (1) All dimensions are in millimeters. Angles in degrees.(2) Complies with JEDEC MS-012.

## 查询"CAT661-D"供应商


#### **PACKAGE DIMENSIONS**


PDIP-8, 300 mils CASE 646AA-01 ISSUE A



SYMBOL	MIN	NOM	MAX
Α			5.33
A1	0.38		
A2	2.92	3.30	4.95
b	0.36	0.46	0.56
b2	1.14	1.52	1.78
С	0.20	0.25	0.36
D	9.02	9.27	10.16
Е	7.62	7.87	8.25
E1	6.10	6.35	7.11
е	2.54 BSC		
eB	7.87		10.92
L	2.92	3.30	3.80

#### **TOP VIEW**






**END VIEW** 

#### Notes:

- (1) All dimensions are in millimeters.
- (2) Complies with JEDEC MS-001.

## Example of Ordering Information (Note 6)



- 4. All packages are RoHS-compliant (Lead-free, Halogen-free).
- The standard lead finish is Matte-Tin.
- The device used in the above example is a CAT661EVA-T3 (SOIC, Tape & Reel, 3,000/Reel).
- 7. For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice on semiconductor and are registered readerlands of semiconductor Components industries, Ite (SCILLC) . Solitude services are inject to make triangles without further holice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA **Phone**: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Ce Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative