

T1/CEPT Jitter Attenuator

GENERAL DESCRIPTION

The function of the XR-T56188 is to attenuate the incoming jitter of clock and data. To do this, two buffer of 144 bits depth and a crystal oscillating at four times the receiver clock frequency are needed. This device is compliant to the latest specifications such as TR62411 (Accunet [TM] T1.5 Service Description and Interface Specification December 1988), TR-TSY-000170 (Digital Cross Connect System Requirements and Objectives November, 1985), and CCITT Recommendations G.735 and G.742. The XR-T56188 is compatible to the XR-T5690 T1 Framer and the XR-T5684 DSX-1 Transceiver.

FEATURES

- Reduces jitter present on clock and data for T1 and CEPT lines up to 138Ulp.
- Meets jitter templates for TR62411, TR-TSY-000170, G.735, and G.742.
- Minimum external components
- Selectable buffer size: 144, 32, 16 and 8 bits
- Disable pin option
- Single 5V +/- 10% power supply
- Pin to pin and functionally compatible to DS2188
- Available in 16 pin DIP and SOIC

APPLICATIONS


- Carrier Systems
- Switching Systems
- Local Area Networks
- Multiplexers
- Cross Connects

ABSOLUTE MAXIMUM RATINGS

Supply Voltage	-1.0V to +7V
Storage Temperature	-65°C to 150°C
Soldering Temperature	260°C for 10sec

Note: Exceeding this ratings may affect reliability of this device.

PIN ASSIGNMENT



ORDERING INFORMATION

Part Number	Package	Operating Temp.
XR-T56188CP	Plastic	0°C to 70° C
XR-T56188IP	Plastic	-40°C to 85°C
XR-T56188CD	SOIC	0°C to 70°C
XR-T56188ID	SOIC	-40°C to 85°C