

Filtered Video Buffers for STB and DVD Devices

TARGET SPECIFICATION

FEATURES

- Y, C, CVBS Inputs with 7 MHz Filters
- Y, Cr, Cb Inputs with 7 MHz Filters
- 6 dB Gains
- Capabilities of Integrated Output Buffers:
Single Load (150Ω) for Y/Cr/Cb signals
Double Load (75Ω) for Y, C and CVBS signals
- DC Coupled Outputs for CVBS and YCrCb signals, DC or AC coupled output for Chroma signal
- Bottom Clamp on Y and CVBS, Bias Clamp on C, Sync Clamps on Cr and Cb
- Crosstalk: 55 dB (typ.)
- Separate Stand-by Modes on Y/C/CVBS and on Y/Cr/Cb signals
- Switchable Y+C Adder for Decoders without CVBS Outputs

DESCRIPTION

The STV6436 is a filtered video output interface for STB and DVD applications.

After removing D/A conversion noises using integrated low pass filters, the STV6436 adapts in amplitude and impedance the video signals coming from the digital decoder for transmission, via 75Ω adapted cables, to the TV set, VCR and auxiliary devices.

The STV6436 is powered by a 5V supply.

The STV6436 is fully compatible with STi55xx Digital Decoders.

The STV6436 is mounted in a SO24 package (STV6436S) or in a DIP package (STV6436D).



**SO24****Order Code: STV6436S****PDIP20****Order Code: STV6436D**

Table of Contents

Chapter 1	General Information	3
1.1	I/O Pin Description	4
Chapter 2	Electrical Characteristics	6
2.1	Absolute Maximum Ratings	6
2.2	Thermal Data	6
2.3	Electrical Characteristics	6
2.3.1	Video Section (Y1, Y2 and CVBS Signals)	7
2.3.2	Chroma Section	8
2.3.3	Cb/Cr Section	9
2.3.4	Mute Section	9
Chapter 3	Input/Output Groups	10
Chapter 4	Package Mechanical Data	14
Chapter 5	Revision History	16

1 General Information

Figure 1: STV6436S Pinout

CVBS_ENC	1	24	VCCB3
DEC	2	23	CVBSOUT
C_ENC	3	22	VCCB2
GND	4	21	COUT
Y1_ENC	5	20	GNDB
GND	6	19	GND
GND	7	18	GND
VCC	8	17	Y1OUT
Y2_ENC	9	16	Y2OUT
CR_ENC	10	15	VCCB1
MUTE	11	14	CROUT
CB_ENC	12	13	CBOUT

Figure 2: STV6436D Pinout


CVBS_ENC	1	20	VCCB3
DEC	2	19	CVBSOUT
C_ENC	3	18	VCCB2
GND	4	17	COUT
Y1_ENC	5	16	GNDB
VCC	6	15	Y1OUT
Y2_ENC	7	14	Y2OUT
CR_ENC	8	13	VCCB1
MUTE	9	12	CROUT
CB_ENC	10	11	CBOUT

1.1 I/O Pin Description

Table 1: Pin Description

STV6436S	STV6436D	Name	Function
1	1	CVBS_ENC	CVBS Input from Encoder command internal CVBS switch
2	2	DEC	Decoupling Capacitor
3	3	C_ENC	Chroma Input from Encoder
4	4	GND	Ground
5	5	Y1_ENC	Y Input from Encoder
6		GND	Ground
7		GND	Ground
8	6	VCC	+5 V Supply
9	7	Y2_ENC	Large-band Y Input from Encoder
10	8	CR_ENC	Large-band Cr Input from Encoder
11	9	MUTE	4-State command for Mute
12	10	CB_ENC	Large-band Cb Input from Encoder
13	11	CBOUT	Cb Output
14	12	CROUT	Cr Output
15	13	VCCB1	+5 V Supply for Output Buffers
16	14	Y2OUT	Y2 Output
17	15	Y1OUT	Y1 Output
18		GND	Ground
19		GND	Ground
20	16	GNDB	Ground for Buffers
21	17	COUT	Chroma Output
22	18	VCCB2	+5 V Supply for Output Buffers
23	19	CVBSOUT	CVBS Output
24	20	VCCB3	+5 V Supply for Output Buffers

Figure 3: STV6436 Block Diagram



2 Electrical Characteristics

2.1 Absolute Maximum Ratings

Symbol	Parameter		Value	Unit
V_{CC}, V_{CCB}	Supply Voltage		6	V
V	Voltage at all pins to Ground		-0.6 to V_{CC}	V
V_{ESD}	ESD Susceptibility	Human Body Model: 100 pF discharged through 1.5 k Ω serial resistor	± 4	kV

2.2 Thermal Data

Symbol	Parameter		Value	Unit
R_{thJA}	Junction-to-Ambient Thermal Resistance	STV6436S STV6436D	70 65	$^{\circ}\text{C/W}$
T_J	Maximum Recommended Junction Temperature	STV6436S STV6436D	130	$^{\circ}\text{C}$
T_{OPER}	Operating Ambient Temperature		0 to +70	$^{\circ}\text{C}$
T_{STG}	Storage Temperature		-55 to +150	$^{\circ}\text{C}$

2.3 Electrical Characteristics

Test conditions: $T_{AMB} = 25^{\circ}\text{C}$, $V_{CC} = 5\text{ V}$; $V_{CCB} = 5\text{ V}$; $R_{GENERATOR} = 75\ \Omega$, $R_{LOUT} = 75\ \Omega$ for Y1OUT, CVBSOUT and COUT $R_{LOUT} = 150\ \Omega$ for Y2OUT, CBOUT and CROUT, unless otherwise specified.

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_{CC}	Operating Supply Voltage		4.75	5.00	5.25	V
V_{CCB}	Buffer Supply Voltage		4.75	5.00	5.25	V
Active (Channels ON)						
I_{CC1}	Supply Current ($V_{CC} + V_{CCB}$)	No Load, MUTE pin to VCC pin (5 V) All channels active		50	65	mA
I_{CC2}	Supply Current ($V_{CC} + V_{CCB}$)	No Load, MUTE pin = 1.5 V (not connected) Y1/C/CVBS active		30		mA
I_{CC3}	Supply Current ($V_{CC} + V_{CCB}$)	No Load, MUTE pin = 3 V Y2/Cr/Cb active		30		mA
Standby (All Channels OFF)						
I_{CCSTB}	Total Supply Current	No Load, MUTE pin to 0 V		4		mA

2.3.1 Video Section (Y1, Y2 and CVBS Signals)

Test conditions: $T_{AMB} = 25^{\circ}\text{C}$, $V_{CC} = 5\text{ V}$; $V_{CCB} = 5\text{ V}$; $R_{GENERATOR} = 75\ \Omega$, $R_{LOUT} = 75\ \Omega$ for Y1 and CVBS outputs and $R_{LOUT} = 150\ \Omega$ for Y2 output, unless otherwise specified.

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_{DCIN}	DC Input Level, Bottom Clamp input	Bottom level, Y1 and CVBS inputs		2		V
I_{CLAMP}	Clamping Current, Bottom Clamp input	at $V_{DCIN} - 400\text{ mV}$	1	2		mA
I_{LEAK}	Input Leakage Current, Bottom Clamp input	$V_{IN} = V_{DCIN} + 1\text{ V}$		1	10	μA
V_{DCIN_YSYNC}	DC Input Level	Y2 input, YCrCb mode, Black Level		2.3		V
C_{IN}	Input Capacitance			2		pF
V_{IN}	Maximum Input Signal	$V_{CCV} = 5\text{ V}$			1.5	V_{PP}
DYN	Dynamic Output Signal	$V_{CCV} = 5\text{ V}$			3	V_{PP}
Y1F1	-1 dB Bandwidth (Flatness) of Y1 and CVBS	1H signal	4.0	4.5		MHz
Y2F1	-1 dB Bandwidth (Flatness) of Y2	1H signal	4.0	4.5		MHz
Y1F3	-3 dB Bandwidth of Y1 and CVBS	1H signal		7		MHz
Y2F3	-3 dB Bandwidth of Y2	1H signal		7		MHz
Y1SBR	Stopband Rejection	27 MHz versus 100 kHz		- 40		dB
Y2SBR	Stopband Rejection	27 MHz versus 100 kHz		- 40		dB
Flatness	Spread of Gain in Video Bands	$V_{IN} = 1\text{ V}_{PP}$ Band = 15 kHz to 5 MHz for Y1, Y2 and CVBS			± 0.5	dB
VCTo	Crosstalk Isolation of Y1 (or Y2 or CVBS) from C and Cr Cb channels	$V_{IN} = 0.5\text{ V}_{PP}$ at $f = 3.58\text{ MHz}$, on either CIN_ENC or CRIN_ENC or CBIN_ENC input, $R_{LOAD} = 150\ \Omega$		55		dB
R_{OUT}	Output Resistance			5	10	Ω
GY	Gain on Y1, Y2 and CVBS channels	$V_{IN} = 1\text{ V}_{PP}$ at $f = 1\text{ MHz}$	5.5	6	6.5	dB
DC_{YOUT}	DC Output Voltage (Y1 and Y2)	Video signal bottom sync pulse at IC output pins		0.5		V
$DC_{CVBSOUT}$	DC Output Voltage (CVBS)	Video signal bottom sync pulse at IC output pin		1.0		V
DPHI	Differential Phase	$V_{IN} = 1\text{ V}_{PP}$ at $f = 3.58\text{ MHz}$		0.2	3	deg.
DG	Differential Gain	$V_{IN} = 1\text{ V}_{PP}$ at $f = 3.58\text{ MHz}$		0.3	3	%
LNL	Luminance non-linearity			0.5	3	%
VS _{N7}	Video S/N Ratio: Y1, C and CVBS channels (7 MHz filter)	NTC-7 weighting 4.2 MHz Lowpass		70		dB
D _{tpd7}	Group Delay Variation from Flatness	7 MHz filter		20		nS

2.3.2 Chroma Section

Test conditions: $T_{AMB} = 25^{\circ}\text{C}$, $V_{CC} = 5\text{ V}$; $V_{CCB} = 5\text{ V}$; $R_{GENERATOR} = 75\ \Omega$ and $R_{LOUT} = 75\ \Omega$ unless otherwise specified.

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_{DCIN}	DC Input Level			3		V
R_{IN}	Input Resistance		30	50		k Ω
C_{IN}	Input Capacitance			2		pF
V_{IN}	Max Input Signal				1	V_{PP}
DYN	Dynamic Output Signal				2	V_{PP}
DC_{COUT}	DC Output Voltage (COUT)	Without signal		1.5		V
CF1	-1 dB Bandwidth (Flatness)		4	4.5		MHz
CF3	-3 dB Bandwidth			7		MHz
CSBR	Stopband Rejection	27 MHz versus 100 kHz		- 40		dB
Flatness	Spread of Gain in Video Bands	$V_{IN} = 1\ V_{PP}$ Band = 15 kHz to 5 MHz for Y1 and CVBS			± 0.5	dB
CCTo	Crosstalk Isolation of C from Y1, Y2 and CVBS Channels	$V_{IN} = 1\ V_{PP}$ at $f = 3.58\text{ MHz}$, on Y1 or Y2 or CVBS inputs, $R_{LOAD} = 150\ \Omega$		55		dB
R_{OUT}	Output Resistance			5	10	Ω
GC	Gain on C channel	$V_{IN} = 1\ V_{PP}$ at $f = 1\text{ MHz}$	5.5	6	6.5	dB
CToYdel	Chroma to Luma Delay, source Y1/C	$V_{IN} = 1\ V_{PP}$ at $f = 3.58\text{ MHz}$			20	ns
YCadd	Voltage to be applied at CVBS_ENC input for Y+C adder selection			V_{CC}	V_{CC}	V

2.3.3 Cb/Cr Section

Test conditions: $T_{AMB} = 25^{\circ}\text{C}$, $V_{CC} = 5\text{ V}$; $V_{CCB} = 5\text{ V}$; $R_{GENERATOR} = 75\ \Omega$ and $R_{LOUT} = 150\ \Omega$, unless otherwise specified.

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_{DCIN_SYNC}	DC Input Level	Sync clamp input (Cr,Cb) Sync signal on Y input		3.0		V
I_{CLAMP_SYNC}	Clamping Current, Sync clamp	Sync clamp input (Cr,Cb) at $V_{DCIN} - 400\text{ mV}$		100		μA
C_{IN}	Input Capacitance			2		pF
V_{IN}	Max Input Signal				1	V_{PP}
DYN	Dynamic Output Signal				2	V_{PP}
$DC_{CrCbOUT}$	DC Output Voltage (Cr and Cb Outputs)	Black Level sync signal on Y2 input		1.5		V
PF1	-1 dB Bandwidth (Flatness)		4.0	4.5		MHz
PF3	-3 dB Bandwidth			7		MHz
PSBR	Stopband Rejection	27 MHz versus 100 kHz		- 40		dB
Flatness	Spread of Gain in Video Bands	$V_{IN} = 1\ V_{PP}$ Band = 15 kHz to 5 MHz			± 0.5	dB
PCTo	Crosstalk Isolation of Cr or Cb from Y1, Y2 and CVBS Channels	$V_{IN} = 1\ V_{PP}$ at $f = 3.58\text{ MHz}$, on Y1 or Y2 or CVBS input, $R_{LOAD} = 150\ \Omega$		55		dB
R_{OUT}	Output Resistance			5	10	Ω
GP	Gain on Cr and Cb channels	$V_{IN} = 1\ V_{PP}$ at $f = 1\text{ MHz}$	5.5	6	6.5	dB

2.3.4 Mute Section

Test conditions: $T_{AMB} = 25^{\circ}\text{C}$, $V_{CC} = 5\text{ V}$; $V_{CCB} = 5\text{ V}$; $R_{GENERATOR} = 75\ \Omega$ and $R_{LOUT} = 75\ \Omega$ unless otherwise specified.

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_{00}	MUTE Voltage for Y1/C/CVBS muted and Y2/Cr/Cb muted	Pin MUTE to GND or logical 0	0		1.1	V
V_{01}	MUTE Voltage for Y1/C/CVBS active and Y2/Cr/Cb muted	Pin MUTE opened (not connected) See Note 1.	1.3		1.7	V
V_{10}	MUTE Voltage for Y1/C/CVBS muted and Y2/Cr/Cb active	Pin MUTE connected by $22\text{ k}\Omega$ to V_{CC} or at 3.3 V ($I_{IN} < 140\ \mu\text{A}$)	1.9		4	V
V_{11}	MUTE Voltage for Y1/C/CVBS active and Y2/Cr/Cb active	Pin MUTE to V_{CC} (5V)	4.2		V_{CC}	V

Note: 1 When the MUTE pin is left open, its voltage is defined by an internal voltage divider performed by a $42\text{ k}\Omega$ resistor to V_{CC} and $18\text{ k}\Omega$ resistor to GND.

3 Input/Output Groups

Figure 4: Bottom Clamped Video Input (Y1_ENC)




Figure 6: Video Outputs (CVBSOUT, Y1OUT, Y2OUT, CROUT and CROUT)




Figure 5: Average Clamped Video Input (C_ENC)




Figure 7: C Video Output (COUT)




Figure 8: Black Level Clamped Video Input (Y2_ENC)




Figure 9: Cb/Cr Inputs (CR_ENC and CB_ENC)





Figure 10: Decoupling Capacitor (DEC)



The diagram shows a 3-stage CMOS differential amplifier. The first stage is a differential pair with a tail current source. Its inputs are connected to a 'Protected Pad' which is a series combination of two diodes to V_{CC} 5 V and two diodes to ground. The output of the first stage is connected to the input of the second stage via a 42 k Ω resistor. The second stage is a differential pair with a tail current source. Its output is connected to the input of the third stage via a 18 k Ω resistor. The third stage is a differential pair with a tail current source. The outputs of the three stages are connected to ground through resistors of 1.2 k Ω , 1.8 k Ω , and 4.1 k Ω respectively. The circuit is powered by V_{CC} 5 V and ground.

Float

VCCB3

VCCB2

VCCB1

5 V

GNDB

V_{CC}

GND

5 V


These symbols represent some huge diode and Zener-like components used for ESD protection of the device. They are not supposed to be paths for any current in normal operation mode.

Table 2: Power Supply Connections

Supply	Description
VCCB1	Y2OUT, CROUT and CBOUT Supply
VCCB2	Y1OUT and COUT Supply
VCCB3	CVBSOUT Supply
GNDB	Output Buffer Ground
VCC	Input Stages, Filters and 6-dB Amplifier Supply
GND	Input Stages, Filters and 6-dB Amplifier Ground


4 Package Mechanical Data

Figure 14: 20-Pin Plastic Single in Line Package (PDIP20)



Dim.	mm			Inches		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A			5.33			0.210
A1	0.38			0.015		
A2	2.92	3.30	4.95	0.115	0.130	0.195
b	0.36	0.46	0.56	0.014	0.018	0.022
b2	1.14	1.52	1.78	0.045	0.060	0.070
c	0.20	0.25	0.36	0.008	0.010	0.014
D	24.89		26.92	0.980		1.060
e		2.54			0.100	
E1	6.10	6.35	7.11	0.240	0.250	0.280
L	2.92	3.30	3.81	0.115	0.130	0.150

Figure 15: 24-Pin Plastic Small Outline Package (SO24)



Dim.	mm			Inches		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A	2.35		2.65	0.093		0.104
A1	0.10		0.30	0.004		0.012
B	0.33		0.51	0.013		0.020
C	0.23		0.32	0.009		0.013
D	15.20		15.60	0.599		0.614
E	7.40		7.60	0.291		0.299
e		1.27			0.050	
H	10.00		10.65	0.394		0.419
h	0.25		0.75	0.010		0.030
α	0°		8°	0°		8°
L	0.40		1.27	0.016		0.050

5 Revision History

Revision	Main Changes	Date
0.1	First Issue.	21 June 2002

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics

© 2003 STMicroelectronics - All Rights Reserved

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan
Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

www.st.com