SMMS433B - JANUARY 1993 - REVISED JUNE 1995

- Organization . . . 4194304 × 32
- Single 5-V Power Supply (±10% Tolerance)
- 72-Pin Single-In-Line Memory Module (SIMM) for Use With Sockets
- Utilizes Eight 16-Megabit DRAMs in Plastic Small-Outline J-Lead (SOJ) Packages
- Long Refresh Period
   32 ms (2048 Cycles)
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Output
- Common CAS Control for Eight Common Data-In and Data-Out Lines in Four Blocks
- Enhanced Page Mode Operation With CAS-Before-RAS (CBR), RAS-Only, and Hidden Refresh

- Presence Detect
- Performance Ranges:

|              | ACCESS<br>TIME<br>tRAC<br>(MAX) | ACCESS<br>TIME<br>tAA<br>(MAX) | ACCESS<br>TIME<br>tCAC<br>(MAX) | READ OR<br>WRITE<br>CYCLE<br>(MIN) |  |  |
|--------------|---------------------------------|--------------------------------|---------------------------------|------------------------------------|--|--|
| '497BBK32-60 | 60 ns                           | 30 ns                          | 15 ns                           | 110 ns                             |  |  |
| '497BBK32-70 | 70 ns                           | 35 ns                          | 18 ns                           | 130 ns                             |  |  |
| '497BBK32-80 | 80 ns                           | 40 ns                          | 20 ns                           | 150 ns                             |  |  |

- Low Power Dissipation
- Operating Free-Air-Temperature Range 0°C to 70°C
- Gold-Tabbed Version Available:<sup>†</sup> TM497BBK32
- Tin-Lead (Solder) Tabbed Version Available: TM497BBK32S

#### description

The TM497BBK32 is a 16M-byte dynamic random-access memory (DRAM) organized as four times 4194304  $\times$  8 in a 72-pin leadless single-in-line memory module (SIMM). The SIMM is composed of eight TMS417400DJ, 4194304  $\times$  4-bit DRAMs, each in 24/26-lead plastic small-outline J-lead (SOJ) packages mounted on a substrate with decoupling capacitors. The TMS417400DJ is described in the TMS417400 data sheet.

The TM497BBK32 SIMM is available in the single-sided BK leadless module for use with sockets. The TM497BBK32 SIMM features  $\overline{RAS}$  access times of 60 ns, 70 ns, and 80 ns. This device is characterized for operation from 0°C to 70°C.

#### operation

The TM497BBK32 operates as eight TMS417400DJs connected as shown in the functional block diagram and Table 1. The common I/O feature dictates the use of early write cycles to prevent contention on D and Q.

#### refresh

The refresh period is extended to 32 ms and, during this period, each of the 2048 rows must be strobed with RAS in order to retain data. CAS can remain high during the refresh sequence to conserve power.


#### power up

To achieve proper operation, an initial pause of 200  $\mu$ s followed by a minimum of eight initialization cycles is required after full V<sub>CC</sub> level is achieved. These eight initialization cycles need to include at least one refresh (RAS-only or CBR) cycle.


<sup>†</sup> Part numbers in this data sheet are for the gold-tabbed version; the information applies to both gold-tabbed and solder-tabbed versions.



### BK SINGLE-IN-LINE PACKAGE (TOP VIEW)



#### (SIDE VIEW)



| PIN NOMENCLATURE |                       |  |  |  |  |  |  |
|------------------|-----------------------|--|--|--|--|--|--|
| A0-A10           | Address Inputs        |  |  |  |  |  |  |
| CAS0-CAS3        | Column-Address Strobe |  |  |  |  |  |  |
| DQ0-DQ31         | Data In/Data Out      |  |  |  |  |  |  |
| NC               | No Connection         |  |  |  |  |  |  |
| PD1-PD4          | Presence Detects      |  |  |  |  |  |  |
| RAS0, RAS2       | Row-Address Strobe    |  |  |  |  |  |  |
| Vcc              | 5-V Supply            |  |  |  |  |  |  |
| <u>V</u> SS      | Ground                |  |  |  |  |  |  |
| $\overline{W}$   | Write Enable          |  |  |  |  |  |  |

| PRESENCE DETECT |       |             |             |             |             |  |  |  |
|-----------------|-------|-------------|-------------|-------------|-------------|--|--|--|
| SIGNAL<br>(PIN) |       | PD1<br>(67) | PD2<br>(68) | PD3<br>(69) | PD4<br>(70) |  |  |  |
|                 | 80 ns | VSS         | NC          | NC          | VSS         |  |  |  |
| TM497BBK32      | 70 ns | VSS         | NC          | VSS         | NC          |  |  |  |
|                 | 60 ns | VSS         | NC          | NC          | NC          |  |  |  |

SMMS433B - JANUARY 1993 - REVISED JUNE 1995

**Table 1. Connection Table** 

| DATA BLOCK | RASx | CASx |
|------------|------|------|
| DQ0-DQ7    | RAS0 | CAS0 |
| DQ8-DQ15   | RAS0 | CAS1 |
| DQ16-DQ23  | RAS2 | CAS2 |
| DQ24-DQ31  | RAS2 | CAS3 |


### single-in-line memory module and components

PC substrate: 1,27  $\pm$  0,1 mm (0.05 inch) nominal thickness; 0.005 inch/inch maximum warpage

Bypass capacitors: Multilayer ceramic

Contact area for TM497BBK32: Nickel plate and gold plate over copper Contact area for TM497BBK32S: Nickel plate and tin-lead over copper







SMMS433B - JANUARY 1993 - REVISED JUNE 1995

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

| Supply voltage range, V <sub>CC</sub> (see Note 1)   | - 1 V to 7 V |
|--|--------------|
| Voltage range on any pin (see Note 1)                | -1 V to 7 V  |
| Short-circuit output current                         | 50 mA        |
| Power dissipation                                    | 8 W          |
| Operating free-air temperature range, T <sub>A</sub> | 0°C to 70°C  |
| Storage temperature range, T <sub>sto</sub> – 55     | 5°C to 125°C |

#### recommended operating conditions

|     |                                      | MIN | NOM | MAX | UNIT |
|-----|--------------------------------------|-----|-----|-----|------|
| VCC | Supply voltage                       | 4.5 | 5   | 5.5 | V    |
| VIH | High-level input voltage             | 2.4 |     | 6.5 | V    |
| VIL | Low-level input voltage (see Note 2) | - 1 |     | 0.8 | V    |
| TA  | Operating free-air temperature       | 0   |     | 70  | °C   |

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.

#### electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| DADAMETED        |  | TEST COMPLETIONS <sup>†</sup>   | '497BBK32-60 |      | '497BBK32-70 |      | '497BBK32-80 |      | LINUT |
|------------------|--|---|--------------|------|--------------|------|--------------|------|-------|
|                  | PARAMETER  | TEST CONDITIONS <sup>‡</sup>  | MIN          | MAX  | MIN          | MAX  | MIN          | MAX  | UNIT  |
| Vон              | High-level output voltage                              | I <sub>OH</sub> = - 5 mA  | 2.4          |      | 2.4          |      | 2.4          |      | V     |
| VOL              | Low-level output voltage                               | I <sub>OL</sub> = 4.2 mA  |              | 0.4  |              | 0.4  |              | 0.4  | V     |
| lį               | Input current (leakage)                                | $V_{CC} = 5.5 \text{ V},  V_I = 0 \text{ V to } 6.5 \text{ V},$<br>All others = 0 V to $V_{CC}$                       |              | ± 80 |              | ± 80 |              | ± 80 | μА    |
| IO               | Output current (leakage)                               | $\frac{\text{V}_{CC}}{\text{CAS}} = 5.5 \text{ V},  \text{V}_{O} = 0 \text{ V to V}_{CC},$                            |              | ± 10 |              | ± 10 |              | ± 10 | μА    |
| I <sub>CC1</sub> | Read- or write-cycle current (see Note 3)              | V <sub>CC</sub> = 5.5 V, Minimum cycle  |              | 880  |              | 800  |              | 720  | mA    |
| loos             | Standby current  | V <sub>IH</sub> = 2.4 V (TTL),<br>After 1 memory cycle,<br>RAS and CAS high   |              | 16   |              | 16   |              | 16   | mA    |
| ICC2             | Standby current  | V <sub>IH</sub> = V <sub>CC</sub> - 0.2 V (CMOS),<br>After 1 memory cycle,<br>RAS and CAS high                        |              | 8    |              | 8    |              | 8    | mA    |
| ICC3             | Average refresh current (RAS only or CBR) (see Note 3) | VCC = 5.5 V, Minimum cycle, RAS cycling, CAS high (RAS only); RAS low after CAS low (CBR)                             |              | 880  |              | 800  |              | 720  | mA    |
| I <sub>CC4</sub> | Average page current (see Note 4)                      | $\frac{\text{V}_{CC}}{\text{RAS low}} = 5.5 \text{ V}, \qquad \frac{\text{t}_{PC}}{\text{CAS cycling}} = \text{MIN},$ |              | 560  |              | 480  |              | 400  | mA    |

For test conditions shown as MIN/MAX, use the appropriate value specified under recommended operating conditions.

NOTES: 3. Measured with a maximum of one address change while  $\overline{RAS} = V_{II}$ 



<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to VSS.

<sup>4.</sup> Measured with a maximum of one address change while  $\overline{CAS} = V_{IH}$ 

### TM497BBK32, TM497BBK32S 4194304 BY 32-BIT DYNAMIC RAM MODULE

SMMS433B – JANUARY 1993 – REVISED JUNE 1995

# capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 5)

|                    | PARAMETER                             | MIN | MAX | UNIT |
|--------------------|---------------------------------------|-----|-----|------|
| C <sub>i(A)</sub>  | Input capacitance, address inputs     |     | 40  | pF   |
| C <sub>i(R)</sub>  | Input capacitance, RAS inputs         |     | 28  | pF   |
| C <sub>i(C)</sub>  | Input capacitance, CAS inputs         |     | 14  | pF   |
| C <sub>i(W)</sub>  | Input capacitance, write-enable input |     | 56  | pF   |
| C <sub>o(DQ)</sub> | Output capacitance on DQ pins         |     | 7   | pF   |

NOTE 5:  $V_{CC}$  = 5 V  $\pm$  0.5 V, and the bias on pins under test is 0 V.

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature

|                 | PARAMETER                                       |   | '497BBK32-60 |     | '497BBK32-70 |     | '497BBK32-80 |      |
|-----------------|---|---|--------------|-----|--------------|-----|--------------|------|
|                 |   |   | MAX          | MIN | MAX          | MIN | MAX          | UNIT |
| t <sub>AA</sub> | Access time from column address                 |   | 30           |     | 35           |     | 40           | ns   |
| tCAC            | Access time from CAS low                        |   | 15           |     | 18           |     | 20           | ns   |
| tCPA            | Access time from column precharge               |   | 35           |     | 40           |     | 45           | ns   |
| tRAC            | Access time from RAS low                        |   | 60           |     | 70           |     | 80           | ns   |
| tCLZ            | CAS to output in low-impedance state            | 0 |              | 0   |              | 0   |              | ns   |
| tOH             | Output disable time from start of CAS high      | 3 |              | 3   |              | 3   | ·            | ns   |
| tOFF            | Output disable time after CAS high (see Note 6) | 0 | 15           | 0   | 18           | 0   | 20           | ns   |

NOTE 6: tOFF is specified when the output is no longer driven.

# timing requirements over recommended ranges of supply voltage and operating free-air temperature

|                  |   | '497BBK32-60 |         | 3BK32-60 '497BBK32-70 |         |     | '497BBK32-80 |      |  |
|------------------|---|--------------|---------|-----------------------|---------|-----|--------------|------|--|
|                  |   | MIN          | MAX     | MIN                   | MAX     | MIN | MAX          | UNIT |  |
| t <sub>RC</sub>  | Cycle time, random read or write (see Note 7)           | 110          |         | 130                   |         | 150 |              | ns   |  |
| tPC              | Cycle time, page-mode read or write (see Notes 7 and 8) | 40           |         | 45                    |         | 50  |              | ns   |  |
| tRASP            | Pulse duration, page-mode, RAS low                      | 60           | 100 000 | 70                    | 100 000 | 80  | 100 000      | ns   |  |
| tRAS             | Pulse duration, non-page-mode, RAS low                  | 60           | 10 000  | 70                    | 10 000  | 80  | 10 000       | ns   |  |
| tCAS             | Pulse duration, CAS low                                 | 15           | 10 000  | 18                    | 10 000  | 20  | 10 000       | ns   |  |
| t <sub>CP</sub>  | Pulse duration, CAS high                                | 10           |         | 10                    |         | 10  |              | ns   |  |
| t <sub>RP</sub>  | Pulse duration, RAS high (precharge)                    | 40           |         | 50                    |         | 60  |              | ns   |  |
| twp              | Pulse duration, $\overline{\overline{W}}$ low           | 10           |         | 10                    |         | 10  |              | ns   |  |
| tASC             | Setup time, column address before CAS low               | 0            |         | 0                     |         | 0   |              | ns   |  |
| tASR             | Setup time, row address before RAS low                  | 0            |         | 0                     |         | 0   |              | ns   |  |
| t <sub>DS</sub>  | Setup time, data before CAS low                         | 0            |         | 0                     |         | 0   |              | ns   |  |
| tRCS             | Setup time, W high before CAS low                       | 0            |         | 0                     |         | 0   |              | ns   |  |
| tCWL             | Setup time, W-low before CAS high                       | 15           |         | 18                    |         | 20  |              | ns   |  |
| t <sub>RWL</sub> | Setup time, W-low before RAS high                       | 15           |         | 18                    |         | 20  |              | ns   |  |
| twcs             | Setup time, W-low before CAS low                        | 0            |         | 0                     |         | 0   |              | ns   |  |
| tWRP             | Setup time, W-high before RAS low (CBR refresh only)    | 10           |         | 10                    |         | 10  |              | ns   |  |

NOTES: 7. All cycles assume  $t_T = 5$  ns.

8. To assure tpc min, tasc should be  $\geq$  tcp.




# timing requirements over recommended ranges of supply voltage and operating free-air temperature

|                  |   | '497BBI | K32-60 | '497BBK32-70 |     | '497BB | K32-80 | UNIT |
|------------------|---|---------|--------|--------------|-----|--------|--------|------|
|                  |   | MIN     | MAX    | MIN          | MAX | MIN    | MAX    | UNII |
| tCAH             | Hold time, column address after CAS low             | 10      |        | 15           |     | 15     |        | ns   |
| tRHCP            | Hold time, RAS high from CAS precharge              | 35      |        | 40           |     | 45     |        | ns   |
| tDH              | Hold time, data after CAS low                       | 10      |        | 15           |     | 15     |        | ns   |
| tRAH             | Hold time, row address after RAS low                | 10      |        | 10           |     | 10     |        | ns   |
| tRCH             | Hold time, W high after CAS high (see Note 9)       | 0       |        | 0            |     | 0      |        | ns   |
| <sup>t</sup> RRH | Hold time, W high after RAS high (see Note 9)       | 0       |        | 0            |     | 0      |        | ns   |
| tWCH             | Hold time, W low after CAS low                      | 10      |        | 15           |     | 15     |        | ns   |
| tWRH             | Hold time, W high after RAS low (CBR refresh only)  | 10      |        | 10           |     | 10     |        | ns   |
| tCHR             | Delay time, RAS low to CAS high (CBR refresh only)  | 10      |        | 10           |     | 10     |        | ns   |
| tCRP             | Delay time, CAS high to RAS low                     | 5       |        | 5            |     | 5      |        | ns   |
| tCSH             | Delay time, RAS low to CAS high                     | 60      |        | 70           |     | 80     |        | ns   |
| tCSR             | Delay time, CAS low to RAS low (CBR refresh only)   | 5       |        | 5            |     | 5      |        | ns   |
| t <sub>RAD</sub> | Delay time, RAS low to column address (see Note 10) | 15      | 30     | 15           | 35  | 15     | 40     | ns   |
| tRAL             | Delay time, column address to RAS high              | 30      |        | 35           |     | 40     |        | ns   |
| tCAL             | Delay time, column address to CAS high              | 30      |        | 35           |     | 40     |        | ns   |
| tRCD             | Delay time, RAS low to CAS low (see Note 10)        | 20      | 45     | 20           | 52  | 20     | 60     | ns   |
| tRPC             | Delay time, RAS high to CAS low (CBR only)          | 0       |        | 0            |     | 0      |        | ns   |
| tRSH             | Delay time, CAS low to RAS high                     | 15      |        | 18           |     | 20     |        | ns   |
| tREF             | Refresh time interval                               |         | 32     |              | 32  |        | 32     | ms   |
| t <sub>T</sub>   | Transition time                                     | 3       | 30     | 3            | 30  | 3      | 30     | ns   |

<sup>9.</sup> Either t<sub>RRH</sub> or t<sub>RCH</sub> must be satisfied for a read cycle.

### device symbolization



YY = Year Code MM = Month Code

T = Assembly Site Code

-SS = Speed Code

NOTE: The location of the part number may vary.



<sup>10.</sup> The maximum value is specified only to assure access time.

# TM497BBK32, TM497BBK32S 4194304 BY 32-BIT DYNAMIC RAM MODULE SMMS433B – JANUARY 1993 – REVISED JUNE 1995



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated