IW4541B

## Programmable Timer

## High-Performance Silicon-Gate CMOS

The IW4541 programmable timer consists of a 16-stage binary counter, an oscillator that is controlled by external R-C components ( 2 resistors and a capacitor), an automatic power-on reset circuit, and output control logic. The counter increments on positive-edge clock transitons and can also be reset via the MASTER RESET input.

The output from this timer is the Q or not Q output from the 8th, 10th, 13th, or 16th counter stage. The desired stage is chosen using time-select inputs A and B. The output is available in either of two modes selectable via the MODE input, pin 10. When this MODE input is a logic " 1 ",the output will be a continuous square wave having a frequency equal to the oscillator frequency divided by $2^{\mathrm{N}}$. With the MODE input set to logic " 0 " and after a MASTER RESET is initiated, the output (assuming Q output has been selected) changes from a low to a high state after $2^{\mathrm{N}-1}$ counts and remains in that state until another MASTER RESET pulse is applied or the MODE input is set to a logic " 1 ".

Timing is initialized by setting the AUTO RESET input (pin 5) to logic " 0 " and turning power on. If pin 5 is set to logic " 1 ", the AUTO RESET circuit is disabled and counting will not start untill after a positive MASTER RESET pulse is applied and returns to a low level. The AUTO RESET consumes an appreciable amount of power and should not be used if low-power operation is desired. For reliable automatic power-on reset, $\mathrm{V}_{\mathrm{CC}}$ should be greater than 5 V .

- Operating Voltage Range: 3.0 to 18 V
- Maximum input current of $1 \mu \mathrm{~A}$ at 18 V over full package-temperature range; 100 nA at 18 V and $25^{\circ} \mathrm{C}$
- Noise margin (over full package temperature range):
1.0 V min @ 5.0 V supply
2.0 V min @ 10.0 V supply
2.5 V min @ 15.0 V supply


PIN ASSIGNMENT

| Rtc $1 \bullet$ | 14 | Vcc |
| :---: | :---: | :---: |
| Ctic ${ }^{2}$ | 13 | B |
| Rs 3 | 12 | A |
| NC 4 | 11 | NC |
| AUTO RESET [ 5 | 10 | MODE |
| MASTER RESET [ 6 | 9 | Q/Q SELECT |
| GND 7 | 8 | output |
| $\mathrm{NC}=\mathrm{NOCO}$ | EC | ON |

## MAXIMUM RATINGS*

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | DC Supply Voltage (Referenced to GND) | -0.5 to +20 | V |
| $\mathrm{~V}_{\mathrm{IN}}$ | DC Input Voltage (Referenced to GND) | -0.5 to $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |
| $\mathrm{~V}_{\text {Out }}$ | DC Output Voltage (Referenced to GND) | -0.5 to $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |
| $\mathrm{I}_{\mathrm{IN}}$ | DC Input Current, per Pin | $\pm 10$ | mA |
| $\mathrm{P}_{\mathrm{D}}$ | Power Dissipation in Still Air, Plastic DIP+ |  |  |
|  | SOIC Package + | 750 | mW |
| $\mathrm{P}_{\mathrm{D}}$ | Power Dissipation per Output Transistor | 500 |  |
| Tstg | Storage Temperature | 100 | mW |
| $\mathrm{~T}_{\mathrm{L}}$ | Lead Temperature, 1 mm from Case for 10 Seconds <br> (Plastic DIP or SOIC Package) | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

*Maximum Ratings are those values beyond which damage to the device may occur.
Functional operation should be restricted to the Recommended Operating Conditions.

+ Derating - Plastic DIP: - $10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ from $65^{\circ}$ to $125^{\circ} \mathrm{C}$
SOIC Package: : $-7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ from $65^{\circ}$ to $125^{\circ} \mathrm{C}$


## RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Min | Max | Unit |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | DC Supply Voltage (Referenced to GND) | 3.0 | 18 | V |
| $\mathrm{~V}_{\mathrm{IN}}, \mathrm{V}_{\text {OUT }}$ | DC Input Voltage, Output Voltage (Referenced to GND) | 0 | $\mathrm{~V}_{\mathrm{CC}}$ | V |
| $\mathrm{T}_{\mathrm{A}}$ | Operating Temperature, All Package Types | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, $\mathrm{V}_{\text {IN }}$ and $\mathrm{V}_{\text {OUT }}$ should be constrained to the range GND $\leq\left(\mathrm{V}_{\text {IN }}\right.$ or $\left.\mathrm{V}_{\text {OUT }}\right) \leq \mathrm{V}_{\text {CC }}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or $\mathrm{V}_{\mathrm{CC}}$ ). Unused outputs must be left open.

DC ELECTRICAL CHARACTERISTICS Digital Section

| Symbol | Parameter | Test Conditions | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}} \\ \mathrm{~V} \end{gathered}$ | Guaranteed Limit |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{gathered} \geq-55 \\ { }^{\circ} \mathrm{C} \end{gathered}$ | $\begin{gathered} \leq 25 \\ { }^{\circ} \mathrm{C} \end{gathered}$ | $\begin{gathered} \leq 125 \\ { }^{\circ} \mathrm{C} \end{gathered}$ |  |
| $\mathrm{V}_{\text {IH }}$ | Minimum High-Level Input Voltage | $\begin{aligned} & \mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{CC}}-0.5 \mathrm{~V} \\ & \mathrm{~V}_{\text {OUT }}=1.0 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{CC}}-1.0 \mathrm{~V} \\ & \mathrm{~V}_{\text {OUT }}=1.5 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{CC}}-1.5 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 5 \\ 10 \\ 15 \\ \hline \end{gathered}$ | $\begin{gathered} 3.5 \\ 7 \\ 11 \\ \hline \end{gathered}$ | $\begin{gathered} 3.5 \\ 7 \\ 11 \\ \hline \end{gathered}$ | $\begin{gathered} 3.5 \\ 7 \\ 11 \\ \hline \end{gathered}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Maximum Low -Level Input Voltage | $\begin{aligned} & \mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{CC}}-0.5 \mathrm{~V} \\ & \mathrm{~V}_{\text {OUT }}=1.0 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{CC}}-1.0 \mathrm{~V} \\ & \mathrm{~V}_{\text {OUT }}=1.5 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{CC}}-1.5 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 5 \\ 10 \\ 15 \end{gathered}$ | $\begin{gathered} 1.5 \\ 3 \\ 4 \end{gathered}$ | $\begin{gathered} 1.5 \\ 3 \\ 4 \end{gathered}$ | $\begin{gathered} 1.5 \\ 3 \\ 4 \end{gathered}$ | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Minimum High-Level Output Voltage | $\mathrm{V}_{\text {IN }}=\mathrm{GND}$ or $\mathrm{V}_{\text {CC }}$ | $\begin{gathered} \hline 5.0 \\ 10 \\ 15 \\ \hline \end{gathered}$ | $\begin{gathered} \hline 4.95 \\ 9.95 \\ 14.95 \\ \hline \end{gathered}$ | $\begin{gathered} \hline 4.95 \\ 9.95 \\ 14.95 \\ \hline \end{gathered}$ | $\begin{gathered} 4.95 \\ 9.95 \\ 14.95 \\ \hline \end{gathered}$ | V |
| $\mathrm{V}_{\text {OL }}$ | Maximum Low-Level Output Voltage | $\mathrm{V}_{\text {IN }}=\mathrm{GND}$ or $\mathrm{V}_{\text {CC }}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{aligned} & \hline 0.05 \\ & 0.05 \\ & 0.05 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 0.05 \\ & 0.05 \\ & 0.05 \\ & \hline \end{aligned}$ | $\begin{aligned} & 0.05 \\ & 0.05 \\ & 0.05 \end{aligned}$ | V |
| $\mathrm{I}_{\text {IN }}$ | Maximum Input <br> Leakage Current | $\mathrm{V}_{\text {IN }}=\mathrm{GND}$ or $\mathrm{V}_{\text {CC }}$ | 18 | $\pm 0.1$ | $\pm 0.1$ | $\pm 1.0$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {CC }}$ | Maximum Quiescent <br> Supply Current (per Package) | $\mathrm{V}_{\mathrm{IN}}=\mathrm{GND}$ or $\mathrm{V}_{\text {CC }}$ | $\begin{gathered} 5.0 \\ 10 \\ 15 \\ 20 \end{gathered}$ | $\begin{gathered} \hline 5 \\ 10 \\ 20 \\ 100 \end{gathered}$ | $\begin{gathered} 5 \\ 10 \\ 20 \\ 100 \end{gathered}$ | $\begin{gathered} 150 \\ 300 \\ 600 \\ 3000 \end{gathered}$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {OL }}$ | Minimum Output Low (Sink) Current | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{GND} \text { or } \mathrm{V}_{\mathrm{CC}} \\ & \mathrm{U}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \mathrm{U}_{\mathrm{OL}}=0.5 \mathrm{~V} \\ & \mathrm{U}_{\mathrm{OL}}=1.5 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 5.0 \\ 10 \\ 15 \\ \hline \end{gathered}$ | $\begin{gathered} 1.9 \\ 5 \\ 12.6 \\ \hline \end{gathered}$ | $\begin{gathered} 1.55 \\ 4 \\ 10 \\ \hline \end{gathered}$ | $\begin{gathered} 1.08 \\ 2.8 \\ 7.2 \\ \hline \end{gathered}$ | mA |
| $\mathrm{I}_{\mathrm{OH}}$ | Minimum Output High (Source) Current | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{GND} \text { or } \mathrm{V}_{\mathrm{CC}} \\ & \mathrm{U}_{\mathrm{OH}}=2.5 \mathrm{~V} \\ & \mathrm{U}_{\mathrm{OH}}=4.6 \mathrm{~V} \\ & \mathrm{U}_{\mathrm{OH}}=9.5 \mathrm{~V} \\ & \mathrm{U}_{\mathrm{OH}}=13.5 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 5.0 \\ 5.0 \\ 10 \\ 15 \end{gathered}$ | $\begin{gathered} -6.2 \\ -1.9 \\ -5 \\ -12.6 \end{gathered}$ | $\begin{gathered} -5 \\ -1.55 \\ -4 \\ -10 \end{gathered}$ | $\begin{gathered} -3 \\ -1.08 \\ -2.8 \\ -7.2 \end{gathered}$ | mA |

AC ELECTRICAL CHARACTERISTICS $\left(\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=200 \mathrm{k} \Omega\right.$, Input $\left.\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=20 \mathrm{~ns}\right)$

| Symbol | Parameter | $\begin{gathered} \mathrm{V}_{\mathrm{CC}} \\ \mathrm{~V} \end{gathered}$ | Guaranteed Limit |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\geq-55^{\circ} \mathrm{C}$ | $25^{\circ} \mathrm{C}$ | $\leq 125^{\circ} \mathrm{C}$ |  |
| $\mathrm{f}_{\text {max }}$ | Maximum Clock Frequency (Figure 1) | $\begin{gathered} 5.0 \\ 10 \\ 15 \end{gathered}$ | $\begin{gathered} 1.5 \\ 4 \\ 6 \end{gathered}$ | $\begin{gathered} 1.5 \\ 4 \\ 6 \\ \hline \end{gathered}$ | $\begin{gathered} 0.75 \\ 2 \\ 3 \end{gathered}$ | MHz |
| $\mathrm{t}_{\text {PLH }}, \mathrm{t}_{\text {PHL }}$ | Maximum Propagation Delay, Clock to Q (Figure 1)$\qquad$ | $\begin{aligned} & \hline 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{gathered} 10.5 \\ 3.8 \\ 2.9 \end{gathered}$ | $\begin{gathered} 10.5 \\ 3.8 \\ 2.9 \end{gathered}$ | $\begin{gathered} 21 \\ 7.6 \\ 5.8 \end{gathered}$ | ns |
|  |  | $\begin{aligned} & \hline 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{gathered} 18 \\ 10 \\ 7.5 \end{gathered}$ | $\begin{array}{r} 18 \\ 10 \\ 7.5 \end{array}$ | $\begin{aligned} & 36 \\ & 20 \\ & 15 \end{aligned}$ |  |
| $\mathrm{t}_{\text {THL }}$ | Maximum Output Transition Time, Any Output (Figure 1) | $\begin{aligned} & \hline 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{gathered} 200 \\ 100 \\ 80 \end{gathered}$ | $\begin{gathered} 200 \\ 100 \\ 80 \end{gathered}$ | $\begin{aligned} & 400 \\ & 200 \\ & 160 \end{aligned}$ | ns |
| $\mathrm{t}_{\text {TLH }}$ | Maximum Output Transition Time, Any Output (Figure 1) | $\begin{gathered} \hline 5.0 \\ 10 \\ 15 \end{gathered}$ | $\begin{aligned} & 360 \\ & 180 \\ & 130 \end{aligned}$ | $\begin{aligned} & 360 \\ & 180 \\ & 130 \end{aligned}$ | $\begin{aligned} & 720 \\ & 360 \\ & 260 \\ & \hline \end{aligned}$ |  |
| $\mathrm{C}_{\text {IN }}$ | Maximum Input Capacitance | - |  | 7.5 |  | pF |

TIMING REQUIREMENTS $\left(\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=200 \mathrm{k} \Omega\right.$, Input $\left.\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=20 \mathrm{~ns}\right)$

| Symbol | Parameter | $\mathrm{V}_{\mathrm{CC}}$ | Guaranteed Limit |  | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
|  |  |  | $+25^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ <br> to $+85^{\circ} \mathrm{C}$ |  |
|  | Minimum Pulse Width, Master Reset or Clock | 5 | 900 | 1800 | ns |
|  | (Figure 1) | 10 | 300 | 600 |  |
|  |  | 15 | 225 | 450 |  |
| $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | Maximum Rise and Fall Time, Clock | 5 |  | $\mu \mathrm{~s}$ |  |
|  | (Figure 1) | 10 | Unlimited |  |  |
|  |  | 15 |  |  |  |



Figure 1. Switching Weveforms

FREQUENCY SELECTION TABLE
FUNCTION TABLE

| INPUTS |  | No. of Stages | Count |
| :---: | :---: | :---: | :---: |
| A | B | N | $2^{\text {N }}$ |
| L | L | 13 | 8192 |
| L | H | 10 | 1024 |
| H | L | 8 | 256 |
| H | H | 16 | 65536 |


| PIN | STATE |  |
| :---: | :---: | :---: |
|  | 0 | 1 |
| 5 | Auto Reset On | Auto Reset Disable |
| 6 | Master Reset Off | Master Reset On |
| 9 | Output Initially <br> Low After Reset <br> (Q) | Output Initially High <br> After Reset (not Q) |
| 10 | Single Transition <br> Mode | Recycle Mode |

## EXPANDED LOGIC DIAGRAM



