

FEATURES

- Very low operation voltage : 2.7 ~ 3.6V
- Very low power consumption :
 - Vcc = 3.0V C-grade : 20mA (Max.) operating current I-grade : 25mA (Max.) operating current 0.02uA (Typ.) CMOS standby current

High speed access time :

-70 70ns (Max.) at Vcc = 3.0V

- · Automatic power down when chip is deselected
- Three state outputs and TTL compatible
- · Fully static operation
- Data retention supply voltage as low as 1.5V
- Easy expansion with CE and OE options
- I/O Configuration x8/x16 selectable by LB and UB pin

■ PRODUCT FAMILY

DESCRIPTION

The BS616LV1013 is a high performance, very low power CMOS Static Random Access Memory organized as 65,536 words by 16 bits and operates from a wide range of 2.7V to 3.6V supply voltage.

Advanced CMOS technology and circuit techniques provide both high speed and low power features with a typical CMOS standby current of 0.02uA and maximum access time of 70ns in 3.0V operation.


Easy memory expansion is provided by an active LOW chip enable($\overline{\text{CE}})$ and active LOW output enable($\overline{\text{OE}})$ and three-state output drivers.

The BS616LV1013 has an automatic power down feature, reducing the power consumption significantly when chip is deselected.


The BS616LV1013 is available in the JEDEC standard 44-pin TSOP Type II and 48-pin BGA package.

					SPEED	POWER DI	
PRODUCT OPERATING FAMILY TEMPERATURE		Vcc (ns)		Vcc (ns) STANDBY Operating		PKG TYPE	
			Vcc=3.0V	Vcc=3.0 V	Vcc=3.0 V		
BS616LV1013EC	10° C to 170° C	0° C to +70°C 2.7V ~ 3.6V	70	0.5uA	20mA	TSOP2-44	
BS616LV1013AC	+0 ° C to +70 ° C			0.00A	20117	BGA-48-0608	
BS616LV1013EI	-40° C to $+85^{\circ}$ C 2.7V ~ 3	27/ 26/	2.7V ~ 3.6V 70	70	1.5uA	25mA	TSOP2-44
BS616LV1013AI		2.7 V ~ 3.0 V		1.507	23117	BGA-48-0608	

■ PIN CONFIGURATIONS



BLOCK DIAGRAM



Brilliance Semiconductor, Inc. reserves the right to modify document contents without notice.



■ PIN DESCRIPTIONS

Name	Function
A0-A15 Address Input	These 16 address inputs select one of the 65,536 x 16-bit words in the RAM.
CE Chip Enable Input	CE is active LOW. Chip enables must be active when data read from or write to the device. if chip enable is not active, the device is deselected and is in a standby power mode. The DQ pins will be in the high impedance state when the device is deselected.
WE Write Enable Input	The write enable input is active LOW and controls read and write operations. With the chip selected, when \overline{WE} is HIGH and \overline{OE} is LOW, output data will be present on the DQ pins; when \overline{WE} is LOW, the data present on the DQ pins will be written into the selected memory location.
OE Output Enable Input	The output enable input is active LOW. If the output enable is active while the chip is selected and the write enable is inactive, data will be present on the DQ pins and they will be enabled. The DQ pins will be in the high impedance state when \overline{OE} is inactive.
LB and UB Data Byte Control Input	Lower byte and upper byte data input/output control pins.
DQ0 - DQ15 Data Input/Output Ports	These 16 bi-directional ports are used to read data from or write data into the RAM.
Vcc	Power Supply
Gnd	Ground

■ TRUTH TABLE

MODE	CE	WE	OE	LB	UB	DQ0~DQ7	DQ8~DQ15	Vcc CURRENT
Not selected (Power Down)	н	х	х	х	х	High Z	High Z	Iccsb, Iccsb1
Output Disabled	L	Н	н	Х	Х	High Z	High Z	Icc
				L	L	Dout	Dout	Icc
Read	L	Н	L	Н	L	High Z	Dout	Icc
				L	Н	Dout	High Z	Icc
				L	L	Din	Din	Icc
Write	L	L	Х	Н	L	Х	Din	Icc
				L	Н	Din	Х	Icc



BS616LV1013

■ ABSOLUTE MAXIMUM RATINGS⁽¹⁾

SYMBOL	PARAMETER	RATING	UNITS
VTERM	Terminal Voltage with Respect to GND	-0.5 to Vcc+0.5	V
TBIAS	Temperature Under Bias	-40 to +125	°C
TSTG	Storage Temperature	-60 to +150	°C
Рт	Power Dissipation	1.0	W
Ιουτ	DC Output Current	20	mA

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect 1. This parameter is guaranteed and not 100% tested. reliability.

■ OPERATING RANGE

RANGE	AMBIENT TEMPERATURE	Vcc		
Commercial	0° C to +70 $^{\circ}$ C	2.7V ~ 3.6V		
Industrial	-40 $^{\circ}$ C to +85 $^{\circ}$ C	2.7V ~ 3.6V		

■ CAPACITANCE ⁽¹⁾ (TA = 25°C, f = 1.0 MHz)

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
CIN	Input Capacitance	VIN=0V	6	pF
CDQ	Input/Output Capacitance	VI/O=0V	8	pF

■ DC ELECTRICAL CHARACTERISTICS (TA = 0°C to + 70°C)

PARAMETER NAME	PARAMETER	TEST CONDITIONS		MIN.	TYP. ⁽¹⁾	MAX.	UNITS
Vi∟	Guaranteed Input Low Voltage ⁽²⁾		Vcc=3.0V	-0.5		0.8	V
Vih	Guaranteed Input High Voltage ⁽²⁾		Vcc=3.0V	2.0	-	Vcc+0.2	V
lı∟	Input Leakage Current	Vcc = Max, V _{IN} = 0V to Vcc		-		1	uA
Ilo	Output Leakage Current	Vcc = Max, \overline{CE} = V ^H , or \overline{OE} = V ^H , V ^{IIO} = 0V to Vcc		-	-	1	uA
Vol	Output Low Voltage	Vcc = Max, IoL = 2mA	Vcc=3.0V	1	-	0.4	V
Vон	Output High Voltage	Vcc = Min, I₀⊣ = -1mA	Vcc=3.0V	2.4	-		V
Icc	Operating Power Supply Current	$\overline{CE} = V^{\mu}$, $I_{DQ} = 0mA$, F = Fmax ⁽³⁾	Vcc=3.0V			20	mA
Іссѕв	Standby Current-TTL	CE = V⊮, I□α = 0mA	Vcc=3.0V			1	mA
ICCSB1	Standby Current-CMOS	$\label{eq:cell} \begin{array}{l} \overline{\text{CE}} \ensuremath{ \geq \ } \text{Vcc -0.2V,} \\ \overline{\text{V}_{\mathbb{N}}} \ensuremath{ \geq \ } \text{Vcc -0.2V or } V_{\mathbb{N}} \ensuremath{ \leq \ } 0.2 \text{V} \end{array}$	Vcc=3.0V	-	0.02	0.5	uA

1. Typical characteristics are at TA = 25°C.

2. These are absolute values with respect to device ground and all overshoots due to system or tester notice are included.

3. Fmax = $1/t_{RC}$.

■ DATA RETENTION CHARACTERISTICS (TA = 0°C to + 70°C)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	TYP. ⁽¹⁾	MAX.	UNITS
V _{dr}	Vcc for Data Retention	$\label{eq:cell} \begin{array}{l} \overline{\text{CE}} \ensuremath{ \ensuremath{$	1.5			V
I _{CCDR}	Data Retention Current	$\label{eq:cell} \begin{array}{l} \overline{\text{CE}} \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$		0.02	0.3	uA
t _{cdr}	Chip Deselect to Data Retention Time	See Retention Waveform	0			ns
t _R	Operation Recovery Time		$T_{RC}^{(2)}$			ns


1. Vcc = 1.5V, T_A = + 25°C

2. t_{RC} = Read Cycle Time




BS616LV1013

■ LOW V_{cc} DATA RETENTION WAVEFORM (CE Controlled)



Input Pulse Levels	Vcc/0V
Input Rise and Fall Times	1V/ns
Input and Output	
Timing Reference Level	0.5Vcc

AC TEST LOADS AND WAVEFORMS




WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	MUST BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGE FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGE FROM L TO H
XXX	DON 'T CARE: ANY CHANGE PERMITTED	CHANGE : STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF"STATE

■ AC ELECTRICAL CHARACTERISTICS (TA = 0°C to + 70°C, Vcc = 3.0V) **READ CYCLE**


JEDEC PARAMETER NAME	PARAMETER NAME	DESCRIPTION			E TIME : TYP.		UNIT
t _{avax}	t _{RC}	Read Cycle Time		70			ns
t _{AVQV}	t _{AA}	Address Access Time				70	ns
t _{E1LQV}	t _{ACS}	Chip Select Access Time	(CE)			70	ns
t _{BA}	t _{BA}	Data Byte Control Access Time	$(\overline{LB},\overline{UB})$			40	ns
t _{GLQV}	t _{oe}	Output Enable to Output Valid		-		50	ns
t _{E1LQX}	t _{cLZ}	Chip Select to Output Low Z	(CE)	10			ns
t _{BE}	t _{BE}	Data Byte Control to Output Low Z	$(\overline{LB},\overline{UB})$	10			ns
t _{GLQX}	t _{olz}	Output Enable to Output in Low Z		10			ns
t _{e1HQZ}	t _{cHz}	Chip Deselect to Output in High Z	(CE)			35	ns
t _{BDO}	t _{BDO}	Data Byte Control to Output High Z	$(\overline{LB},\overline{UB})$			30	ns
t _{GHQZ}	t _{onz}	Output Disable to Output in High Z		-		30	ns
t _{axox}	t _{он}	Data Hold from Address Change		10			ns




SWITCHING WAVEFORMS (READ CYCLE)



READ CYCLE2 (1,3,4)



READ CYCLE3 (1,4)



NOTES:

- 1. WE is high for read Cycle.
- 2. Device is continuously selected when $\overline{CE} = V_{IL}$.
- 3. Address valid prior to or coincident with CE transition low.
- 4. $\overline{\mathsf{OE}} = \mathsf{V}_{\mathsf{IL}}$.
- 5. Transition is measured \pm 500mV from steady state with C_L = 5pF as shown in Figure 1B. The parameter is guaranteed but not 100% tested.




■ AC ELECTRICAL CHARACTERISTICS (TA = 0°C to + 70°C, Vcc = 3.0V)

WRITE CYCLE

JEDEC PARAMETER NAME	PARAMETER NAME	DESCRIPTION			E TIME TYP.	: 70ns MAX.	UNIT
t _{avax}	t _{wc}	Write Cycle Time		70			ns
t _{e1LWH}	t _{cw}	Chip Select to End of Write		70			ns
t _{avwL}	t _{as}	Address Setup Time		0			ns
t _{avwh}	t _{aw}	Address Valid to End of Write		70			ns
t _{w⊾wн}	t _{wP}	Write Pulse Width		50			ns
t _{whax}	t _{wR}	Write recovery Time	$(\overline{CE},\overline{WE})$	0			ns
t _{вw}	t _{вw}	Date Byte Control to End of Write	$(\overline{LB},\overline{UB})$	60			ns
t _{wLQZ}	t _{wHz}	Write to Output in High Z				30	ns
t _{dvwh}	t _{⊳w}	Data to Write Time Overlap		30			ns
t _{whdx}	t _{□H}	Data Hold from Write Time		0			ns
t _{GHQZ}	t _{онz}	Output Disable to Output in High Z				30	ns
t _{whox}	t _{ow}	End of Write to Output Active		5			ns


SWITCHING WAVEFORMS (WRITE CYCLE)





DBSI

WRITE CYCLE2 (1,6)




NOTES:

- 1. WE must be high during address transitions.
- 2. The internal write time of the memory is defined by the overlap of CE and WE low. All signals must be active to initiate a write and any one signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to the second transition edge of the signal that terminates the write.
- 3. Twr is measured from the earlier of \overline{CE} or \overline{WE} going high at the end of write cycle.
- During this period, DQ pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
- 5. If the CE low transition occurs simultaneously with the WE low transitions or after the WE transition, output remain in a high impedance state.
- 6. \overline{OE} is continuously low ($\overline{OE} = V_{IL}$).
- 7. DOUT is the same phase of write data of this write cycle.
- 8. DOUT is the read data of next address.
- 9. If $\overline{\mathsf{CE}}$ is low during this period, DQ pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
- 10. Transition is measured \pm 500mV from steady state with CL = 5pF as shown in Figure 1B. The parameter is guaranteed but not 100% tested.
- 11. Tcw is measured from the later of \overline{CE} going low to the end of write.
- 12. The change of Read/Write cycle must accompany with \overline{CE} or address toggled.




ORDERING INFORMATION



Note

BSI (Brilliance Semiconductor Inc.) assumes no responsibility for the application or use of any product or circuit described herein. BSI does not authorize its products for use as critical components in any application in which the failure of the BSI product may be expected to result in significant injury or death, including life-support systems and critical medical instruments.

■ PACKAGE DIMENSIONS




INCH MM A LOBAR 0.0433± 0.004 1.10± 0.10 A 0.004± 0.002 0.10± 0.05 A1 A2 0.039± 0.002 1.00± 0.05 0.012~0.018 0.30~0.45 h **b**1 0.012 ~ 0.016 0.30~0.40 с 0.005~0.008 $0.12 \sim 0.21$ 0.005 ~ 0.006 0.12~0.16 c1 0.725± 0.004 D 18.41± 0.10 Ε 0.400± 0.004 10.16± 0.10 E1 0.463± 0.008 11.76± 0.20 0.80± 0.10 0.0315± 0.004 e 0.0197± 0.004 0.50± 0.10 L 0.0315± 0.004 0.80± 0.10 L1 0.004 Max. 0.1 Max. 0 0'~ 8' 0.~ 8.

UNE

TSOP2-44



PACKAGE DIMENSIONS (continued)



TOP VIEW

48 mini-BGA (6 x 8)