


EC²

low profile

T²L

COMPATIBLE

LOGIC DELAY MODULES FOR AUTOMATIC EQUIPMENT INSERTION



- T²L input and outputs
- Delays stable and precise
- 14-pin DIP package (.240 high)
- Supplied in tubes for automatic insertion
- Available in delays from 25 to 500ns
- 20% taps — each isolated and with 10 T²L fan-out capacity
- Fast rise time on all outputs

The AELDM-TTL is offered in 27 delays from 25ns to 500ns with each module incorporating taps at 20% increments of total delay. Delay tolerances are maintained as shown in the accompanying part number table, when tested under the "Test Conditions" shown. Delay time is measured at the +1.5V level on the leading edge. Rise time for all modules is 4ns maximum when measured from 0.75V to 2.4V. Temperature coefficient of delay is approximately +500 ppm/°C over the operating temperature range of 0 to +70°C.

design notes

These "DIP Series" Logic Delay Modules have been developed by Engineered Components Company for automatic insertion into circuit boards; they have been designed to provide precise tapped delays with required driving and pick-off circuitry contained in a single 14-pin DIP package compatible with Schottky T²L and DTL circuits. These logic delay modules are of hybrid construction utilizing the proven technologies of active integrated circuitry and of passive networks utilizing capacitive, inductive and resistive elements. The ICs utilized in these modules are burned-in to Level B of MIL-STD-883 to ensure a high MTBF. The MTBF on these modules, when calculated per MIL-HDBK-217 for a 50°C ground fixed environment, is in excess of 3 million hours. Module design includes compensation for propagation delays and incorporates internal termination at the output; no additional external components are needed to obtain the desired delay.

These modules accept either logic "1" or logic "0" inputs and reproduce the logic at the selected output tap without inversion. The delay modules are intended primarily for use with positive going pulses and are calibrated to the tolerances shown in the table on rising edge delay; where best accuracy is desired in applications using falling edge timing, it is recommended that a special unit be calibrated for the specific application. Each module has the capability of driving up to 20 T²L loads with a maximum of 10 loads on any one tap.

These "DIP Series" modules are packaged in a 14-pin DIP housing, molded of flame-proof Diallyl Phthalate per MIL-M-14, Type SDG-F, and are fully encapsulated in epoxy resin. Leads meet the solderability requirements of MIL-STD-202, Method 208. Corner standoffs on the housing provide positive standoff from the printed circuit board to permit solder-fillet formation and flush cleaning of solder-flux residues for improved reliability.

EC²

engineered components company


3580 Sacramento Drive, P. O. Box 8121, San Luis Obispo, CA 93403-8121

Phone: (805) 544-3800


DESIGN NOTES (continued)

Marking consists of manufacturer's name, logo (EC²), part number, terminal identification and date code of manufacture. All marking is applied by silk screen process using white epoxy paint in accordance with MIL-STD-130, to meet the permanency of identification required by MIL-STD-202, Method 215.

BLOCK DIAGRAM IS SHOWN BELOW



MECHANICAL DETAIL IS SHOWN BELOW



TEST CONDITIONS

1. All measurements are made at 25°C.
2. V_{CC} supply voltage is maintained at 5.0V DC.
3. All units are tested using a Schottky toggle-type positive input pulse and one Schottky T²L load at the output being tested.
4. Input pulse width used is 5 to 10ns longer than full delay of module under test; spacing between pulses (falling edge to rising edge) is three times the pulse width used.

OPERATING SPECIFICATIONS

* V _{CC} supply voltage:	4.75 to 5.25V DC
V _{CC} supply current:	
Constant "0" in	60ma typical
Constant "1" in	20ma typical
Logic 1 input:	
Voltage	2V min.; 5.5V max.
Current	2.4V = 50ua max. 5.5V = 1ma max.
Logic 0 input:	
Voltage	.8V max.
Current	-2ma max.
Logic 1 Voltage out:	2.4V min.
Logic 0 Voltage out:	.4V max.
Operating temperature range:	0 to 70°C.
Storage temperature:	-55 to +125°C.

*Delays increase or decrease approximately 2% for a respective increase or decrease of 5% in supply voltage.

PART NUMBER TABLE

φ DELAYS AND TOLERANCES (in ns)					
Part Number	Tap 1	Tap 2	Tap 3	Tap 4	Output
AELDM-TTL-25	5 ±1	10 ±1	15 ±1	20 ±1	25 ±1
AELDM-TTL-30	6 ±1	12 ±1	18 ±1	24 ±1	30 ±1
AELDM-TTL-35	7 ±1	14 ±1	21 ±1	28 ±1.5	35 ±1.5
AELDM-TTL-40	8 ±1	16 ±1	24 ±1.5	32 ±1.5	40 ±1.5
AELDM-TTL-45	9 ±1	18 ±1	27 ±1.5	36 ±1.5	45 ±2
AELDM-TTL-50	10 ±1	20 ±1	30 ±1.5	40 ±2	50 ±2
AELDM-TTL-55	11 ±1	22 ±1	33 ±1.5	44 ±2	55 ±2
AELDM-TTL-60	12 ±1	24 ±1	36 ±1.5	48 ±2	60 ±2
AELDM-TTL-65	13 ±1	26 ±1.5	39 ±1.5	52 ±2	65 ±2.5
AELDM-TTL-70	14 ±1	28 ±1.5	42 ±2	56 ±2	70 ±2.5
AELDM-TTL-75	15 ±1	30 ±1.5	45 ±2	60 ±2.5	75 ±2.5
AELDM-TTL-80	16 ±1	32 ±1.5	48 ±2	64 ±2.5	80 ±3
AELDM-TTL-85	17 ±1	34 ±1.5	51 ±2	68 ±2.5	85 ±3
AELDM-TTL-90	18 ±1	36 ±1.5	54 ±2	72 ±2.5	90 ±3
AELDM-TTL-95	19 ±1	38 ±1.5	57 ±2	76 ±2.5	95 ±3
AELDM-TTL-100	20 ±1	40 ±1.5	60 ±2	80 ±3	100 ±3
AELDM-TTL-125	25 ±1	50 ±2	75 ±2.5	100 ±3	125 ±4
AELDM-TTL-150	30 ±1.5	60 ±2	90 ±3	120 ±4	150 ±5
AELDM-TTL-175	35 ±1.5	70 ±2.5	105 ±4	140 ±5	175 ±5
AELDM-TTL-200	40 ±1.5	80 ±2.5	120 ±4	160 ±5	200 ±6
AELDM-TTL-225	45 ±2	90 ±3	135 ±4	180 ±6	225 ±7
AELDM-TTL-250	50 ±2	100 ±3	150 ±4.5	200 ±6	250 ±8
AELDM-TTL-300	60 ±2	120 ±4	180 ±5	240 ±7	300 ±9
AELDM-TTL-350	70 ±2	140 ±4.5	210 ±7	280 ±9	350 ±11
AELDM-TTL-400	80 ±3	160 ±5	240 ±7	320 ±10	400 ±12
AELDM-TTL-450	90 ±3	180 ±6	270 ±8	360 ±11	450 ±14
AELDM-TTL-500	100 ±3	200 ±6	300 ±9	400 ±12	500 ±15

φ All modules can be operated with a minimum input pulse width of 40% of full delay and pulse period approaching square wave; since delay accuracies may be somewhat degraded, it is suggested that the module be evaluated under the intended specific operating conditions. Special modules can be readily manufactured to improve accuracies and/or provide customer specified random delay times for specific applications.

028154 ✓ _ _

Catalog No. C/121583R